Layout Pattern Dependence-Aware Highly Accurate Simulation Flow with Calibre nmLVS
White Paper
ABSTRACT
In today’s nanometer processes, the “layout pattern dependence” that causes variations in the electrical characteristics due to the shape around MOSFETs is becoming more significant. In response to this, NEC Electronics has introduced a highly accurate design environment that takes layout pattern dependence into consideration. For types of dependence not in the SPICE model, development was carried out to introduce a unique model. For neighboring active-area distance dependence (STI stress), the MIRAI-Selete development model was introduced, and for other types of dependence, independent development was carried out at NEC Electronics. This paper describes the development and calibration of these models that was applied to simulation during design using LVS rules that incorporate shape calculations derived by the ADP extraction feature of the Calibre® nmLVS tool.
Related Resources
Dukosi
Success StoryDukosi
Eldo and Pyxis ensure coverage of expected spread and achievement of parametric yield targets: Superior design rule checking; Using Calibre’s foundry gold standard design rules removes uncertainty...
IC Design Flow With Pyxis
Training course Aug 13–16 : Marlborough, MassachusettsIC Design Flow With Pyxis
IC Design Flow With Pyxis will provide all the knowledge needed to apply the power of Pyxis, Mentor’s integrated IC design environment, to your most challenging VLSI designs. The course covers the...
An Innovative Approach to High Frequency Analysis...
White PaperAn Innovative Approach to High Frequency Analysis of IC Layouts
Traditional high frequency analysis (HFA) of integrated circuit designs is based on an empirical approach, which is slow and cumbersome. It is costly to develop the initial model for an IC process, and...