Multi-Voltage Design Flow with Olympus-SoC
White Paper
ABSTRACT
In this paper, we will explore the multi-voltage design flow that is currently used in low power IC design, describe the primary challenges of the multi-voltage flow, and discuss the completely automated multi-voltage flow in Mentor Graphics Olympus-SoC place and route system.
Related Resources
Why IC Designers Need New Double Patterning Debug...
Technology Overview 04:05Why IC Designers Need New Double Patterning Debug Capabilities at 20nm
Jean-Marie Brunet, Director of DFM Product Marketing, discusses Mentor's history of collaboration with TSMC and highlights their work on design enabling support for 20nm.
TAGS: 20nm, double patterning
Double Patterning from Design Enablement to Verification
White PaperDouble Patterning from Design Enablement to Verification
Litho-etch-litho-etch (LELE) is the double patterning (DP) technology of choice for 20 nm contact, via, and lower metal layers. We discuss the unique design and process characteristics of LELE DP, the challenges...