Ready for 3D-IC
White Paper
ABSTRACT
This technical presentation describes the challenges and Mentor's solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon interposers.
Related Resources
How to select specific rule checks for a Calibre...
Technology Overview 03:05How to select specific rule checks for a Calibre DRC run
This video shows you how to create specific rule check recipes for running DRC in Calibre Interactive. Rule check recipes allow you to configure and reuse specific rule checks such as metal, density, and...
How to turn DESIGNrev command-line script into a...
Technology Overview 03:32How to turn DESIGNrev command-line script into a GUI-menu based Macro
If you want to introduce your script to your co-worker to use, the best way is to make it accessible from GUI menu. So your co-worker can recognize and click the menu item to launch the script, instead...
How to cross-probe nets in the design environment...
Technology Overview 02:35How to cross-probe nets in the design environment using Calibre RVE
This video shows how to use Calibre RVE to trace and highlight the nets in the Cadence Virtuoso design-environment. Nets which are not output in Calibre LVS report can also be traced and highlighted using...