Reducing IC Cycle Time with Calibre
White Paper
ABSTRACT
Technology is both a blessing and a curse. The same shrinking of transistor size that has enabled chip designers to place significantly more functionality on the same die area is also responsible for the significant increases we have seen in the number and complexity of verification rules. It would be nice if we could use this phenomenon to our advantage, as an excuse for why our job of physical verification should take longer and why we should be given more time than we had for our previous project. As nice as that would be, this is not the case. Increasing competitive environments and the always present compulsion to get products out to market in a timely manner have not permitted such luxuries. Fortunately, despite conspiring forces to elongate this already difficult task, there is a light at the end of the tunnel (no, not a train coming the other direction), the Calibre suite of verification tools, specifically Calibre nmDRC, Calibre nmLVS and Calibre Incremental DRC.
Related Resources
How to automatically replace LEF abstracts with...
Technology Overview 03:50How to automatically replace LEF abstracts with GDS IP
How to automatically replace LEF abstracts with GDS IP in Calibre Physical Verification for LEF/DEF input Overview: Physical Verification or other downstream analysis flow of P&R design data which only...
How to edit in place from top-level in Calibre DESIGNrev
Technology Overview 02:35How to edit in place from top-level in Calibre DESIGNrev
This video will demonstrate how to edit the polygons at certain instances of the design from the top-level in order to fix some DRC violations.
Dukosi
Success StoryDukosi
Eldo and Pyxis ensure coverage of expected spread and achievement of parametric yield targets: Superior design rule checking; Using Calibre’s foundry gold standard design rules removes uncertainty...

