Relative Accuracy Simulation Method by Using ADIT and CPU Distribution
White Paper
ABSTRACT
For analog circuits, relative accuracy is important in controlling the performance of the circuit, verifying the influence of relative accuracy is desired in simulations. Since the CPU time of relative accuracy analysis is very long, in many cases simulation is performed in small sized circuits. We propose a relative accuracy simulation method, which was difficult in FAST SPICE, using ADiT™. The proposed method reduces the simulation time to use the FAST SPICE ADiT™. Also, we propose a method using CPU distribution and explain the experimental results.
Related Resources
Characterizing PLL Jitter from Power Supply Fluctuation Using Mixed-Signal
Characterizing PLL Jitter is important yet challenging. Usually done through transistor-level transient analysis, slow simulation speed has been the major bottleneck preventing jitter from being characterized...
A Nonlinear S-parameters Behavioral Model for RF LNAs
A nonlinear behavioral model for radio frequency low noise amplifiers (LNA’s) is presented. The model captures effects of nonlinearity, output power saturation, noise figure and port impedance mismatch....
Flexible Technology for Mixed-Signal SoC Verification
On-demand Web SeminarFlexible Technology for Mixed-Signal SoC Verification
This webinar will discuss the evolution of digital SoC verification methodology and look at how analog verification can plug into and take advantage of new techniques. It will cover the various verification...