Restrictive Design Rules and Their Impact on 22 nm Design and Physical Verification
White Paper
ABSTRACT
Process variability is posing considerable challenge to the capability of lithography and manufacturing techniques, and thus impacts both performance and yield of advanced node chips. To ensure the manufacturability and performance of chips at 22 nm, one approach the industry is considering is restrictive design—limiting the type and placement of features used in designs. Gridding of critical layers significantly reduces the total physical design space available and makes restrictive design possible. This paper will examine the basics of gridding, the requirements for restrictive gridded design, and the automated methods for accurate checking of Restrictive Design Rules (RDRs). Resolving the debug challenges associated with the implementation of checking restrictive design and grid rules will also be discussed.
Related Resources
How to select specific rule checks for a Calibre...
Technology Overview 03:05How to select specific rule checks for a Calibre DRC run
This video shows you how to create specific rule check recipes for running DRC in Calibre Interactive. Rule check recipes allow you to configure and reuse specific rule checks such as metal, density, and...
How to turn DESIGNrev command-line script into a...
Technology Overview 03:32How to turn DESIGNrev command-line script into a GUI-menu based Macro
If you want to introduce your script to your co-worker to use, the best way is to make it accessible from GUI menu. So your co-worker can recognize and click the menu item to launch the script, instead...
How to cross-probe nets in the design environment...
Technology Overview 02:35How to cross-probe nets in the design environment using Calibre RVE
This video shows how to use Calibre RVE to trace and highlight the nets in the Cadence Virtuoso design-environment. Nets which are not output in Calibre LVS report can also be traced and highlighted using...

