Routing Technology for Advanced-Node IC Designs
White Paper
ABSTRACT
As the IC industry accelerates towards the adoption of 32nm and 28nm process nodes, designers face significant new challenges with digital routing. These challenges to sub-nanometer routing—including complex DRC/DFM rules, increasing rule count, very large (1B transistor) designs, and multiple optimization objectives—are stressing the ability of the digital routing engines to meet timing, manufacturability and yield targets. This paper describes the 28 nm routing challenges and presents solutions available from the electronic design automation (EDA) perspective.
Related Resources
Why IC Designers Need New Double Patterning Debug...
Technology Overview 04:05Why IC Designers Need New Double Patterning Debug Capabilities at 20nm
Jean-Marie Brunet, Director of DFM Product Marketing, discusses Mentor's history of collaboration with TSMC and highlights their work on design enabling support for 20nm.
TAGS: 20nm, double patterning
Double Patterning from Design Enablement to Verification
White PaperDouble Patterning from Design Enablement to Verification
Litho-etch-litho-etch (LELE) is the double patterning (DP) technology of choice for 20 nm contact, via, and lower metal layers. We discuss the unique design and process characteristics of LELE DP, the challenges...