Smart Double-Cut Via Insertion Flow With Dynamic Design-Rules Compliance For Fast New Technology Adoption
White Paper
ABSTRACT
As IC technologies shrink and via defects remain the same size, the probability of via defects increases. Redundant via insertion is an effective method to reduce yield loss related to via failures, but a large number of extremely complex design rules make efficient automatic via insertion difficult. This paper introduces an automatic redundant via insertion flow which is capable of adopting new technologies and complex design rules extremely quickly. Runtime and efficiency are optimized through a smart insertion scheduling technique. Our experiments show that it efficiently improves redundant via percentage, making designs more robust against via defects.
Related Resources
High Performance Electrical Driven Hotspot Detection...
White PaperHigh Performance Electrical Driven Hotspot Detection Solution for Full Chip Design using a Novel Device Parameter Matching Technique
With the continuous development of today’s technology, IC design becomes a more complex process. The designer now not only takes care of the normal design and layout parameters as usual, but also...
Automated Yield Enhancements Implementation on full...
White PaperAutomated Yield Enhancements Implementation on full 28nm Chip: Challenges and Statistics
This paper shares the details of the Yield Enhancements that were done at 28nm full chip level sharing the complexity involved in implementing such a flow and then the verification challenges involved ,...
Calibre Fundamentals: DFM Case Studies
Training course Oct 24–25 : Fremont, CaliforniaCalibre Fundamentals: DFM Case Studies
Calibre Fundamentals: DFM Case Studies introduces you to the state-of-the-art tools and processes required for success when designing deep sub-micron integrated circuits.