Solving Electrostatic Discharge Design Issues with Calibre® PERC™
White Paper
ABSTRACT
With the progress of technology nodes, circuit designers are now encountering challenging circuit reliability issues that have no simple solutions. Calibre PERC delivers fast, comprehensive and accurate circuit reliability verification that catches and corrects real circuit errors before the design goes to manufacturing. Issues such as such as reduced voltage supply headroom, increased wiring parasitic resistance (Rp) and capacitance (Cp), more restrictive electromigration (EM), latch-up, and electrostatic discharge (ESD) damage can be resolved with the Calibre® PERC™ tool and advanced Calibre platform technology, even for the largest and most complex designs.
Related Resources
Overview of Calibre PERC
Technology Overview 10:02Overview of Calibre PERC
Calibre PERC is a reliability verification platform, providing robust, full chip, sign-off quality checks in an integrated environment. From your first schematic, through SoC assembly, to the final layout,...
Foundry Solutions Video Blog: TSMC OIP Conference
Technology Overview 05:40Foundry Solutions Video Blog: TSMC OIP Conference
At TSMC's Open Innovation Platform (OIP) Ecosystem Forum, Mentor made technical presentations on four different topics, two of them co-presented with TSMC and LSI Corporation. Those presentations are described...
TAGS: 20nm, Foundry Solutions, TSMC
An Innovative Approach to High Frequency Analysis...
White PaperAn Innovative Approach to High Frequency Analysis of IC Layouts
Traditional high frequency analysis (HFA) of integrated circuit designs is based on an empirical approach, which is slow and cumbersome. It is costly to develop the initial model for an IC process, and...