Home Products IC Design Address Manufacturability Challenges to Achieve Manufacturing Closure of Customers’ Designs Using Olympus-SoC & Olympus-Optimizer

Address Manufacturability Challenges to Achieve Manufacturing Closure of Customers’ Designs Using Olympus-SoC & Olympus-Optimizer

The combination of Mentor’s Place and Route, Physical Verification and DFM tools provides a design-to-fab flow capable of handling dozens of process corners and multiple modes, all while addressing manufacturability challenges to achieve manufacturing closure of customers’ designs.

Interview with Sudhakar Jillla from DevCon:

Interview with Sudhakar Jilla, Director of Marketing for Mentor Graphics' Place & Route Division. Interviewed by John Donovan, Editor-in-Chief of Portable Design magazine at ARM DevCon October 7, 2008 in Santa Clara, CA.

Place & Route Division: Interview with Sudhakar Jilla

Technology Overview

Place & Route Division: Interview with Sudhakar Jilla. View Video

View All Multimedia

Featured Technical Papers

* click on the paper title below to read the technical paper abstract.

Olympus-SoC

A complete IC design-for-variability implementation solution targeted at 65nm/45nm designs.

Olympus-SoC product overview: Olympus-SoC is a complete IC design-for-variability implementation solution targeted at 65nm/45nm designs.
Olympus-SoC (PDF, 827kb)
Olympus-SoC Low-Power Platform (PDF, 617kb)