Ultra Low Leakage/Power, High Density, High Speed Memory IPs for Advanced SoCs
Farzad Zarrinfar, General Manager of the Mentor Novelics business unit, explains how Mentor embedded memory IP is optimized for the latest ASIC and SoC designs. Mentor IP provides the lowest leakage and dynamic power combined with highest speed and density to meet advanced SoC requirements. Using the Mentor embedded memory compiler, memory designs can be precisely configured to meet the most stringent application requirements implemented in 180nm to 28nm bulk CMOS processes.
Calibre results databases often have many results, making it hard to find the result you want to work on. In this video we will see how to filter on one or more property values so that we only see the results...…View Technology Overview
Learn how to run Calibre RealTime and debug the DRC results generated,when doing design in the Edit-in-place mode in the design environment.…View Technology Overview
Learn how to connect Calibre RVE and Calibre Interactive to Cadence Virtuoso. Other design tools (Synopsys Laker, Cadence IC Encouter, Calibre DESIGNrev, Pyxis and etc,) can connect with similar steps.…View Technology Overview
Other Related Resources
Success Story: The Eldo Control Language made it possible for Atmel to reduce cost while maintaining performance by supporting an iterative, automated decision-making process that exercised hard to reach parameters. This...…View Success Story
White Paper: Power grid design and verification is a multi-faceted problem. To guarantee safety and reliability under all conditions, designers must determine worst-case behavior on the grid, yet there is no known method...…View White Paper