An Approach to Rapid Implementation of Multiple Emerging Broadband Communications Standards
White Paper
ABSTRACT
As IC technology approaches 10 million+ gates per chip, it is widely recognized that large portions of new ASIC designs must leverage pre-existing designs in order to avoid unacceptably long development schedules.
Committees and user groups have begun to form to define IP implementation, usage, and delivery standards. Synthesizable IP, or soft IP, is by far the most flexible in terms of providing a path for migration to next. However, to be of use in the fast moving digital communications area, soft IP must also possess functional flexibility to keep up with algorithm advancements and evolving multiple standards.
Parameterization mitigates the main problem with most currently available soft cores - the inability to adjust them so they fit into a specific design. Parameterized IP offers the ability to tailor the functionality and performance of the core over a multitude of applications.
Related Resources
Successful launch of TranSwitch EtherMap leverages...
Success StorySuccessful launch of TranSwitch EtherMap leverages Mentor Graphics Ethernet IP
TranSwitch develops highly integrated communication semiconductors for Ethernet switching, controllers, SONET/SDH transport & switching, and broadband access.
Nethra Imaging successfully launches a new line...
Success StoryNethra Imaging successfully launches a new line of NI-20x0 image processors with the help of Mentor Graphics I2C IPblock
As Nethra’s first product entry, the NI-20x0 family of SoC solutions brings the image quality of film to the mobile handset.
Mentor Graphics and Kawasaki Microelectronics Team...
Success StoryMentor Graphics and Kawasaki Microelectronics Team Up to Make Communications IP Cores a Cornerstone of Custom ASIC Development
Kawasaki Microelectronics turns to the Mentor Graphics® Intellectual Property division for reliable, proven, and preverified standards-based IP cores.