Posts tagged with 'PCI Express'
After years of pooh-poohing AMD, Intel had to admit you could get more data throughput switching to a high-speed serial approach. Let’s say high-speed serial is in the 1 to 10 Gbps range per lane, and use PCIe as an example. This is where the benefits become irresistible and the behavior becomes unexpected according to the previous rules of layout design.
The PCIe specification helps define the different … Read More
Yeah, I can totally see Homer Simpson designing his SERDES bus and getting frustrated by all the additional insertion loss caused by his vias, and muttering to himself, “Stupid vias…” and grumbling. And then going into the lab, looking at his failing eye diagram, and shouting “D’oh!”. Okay, well Homer Simpson probably won’t be designing any SERDES busses anytime … Read More
DDR3, PCI Express, DDR2, via
The whole via simulation issue is admittedly complicated, and I think really boils down to whether the vias are single-ended or differential, and at what speeds you are running.
When the vias are differential, the return current is basically self-contained around the vias since they have equal but opposite signals on them. Because of this, the built-in analytical model in HyperLynx models differential … Read More