The Three R's of PCB Design
Requires Flash Player.
Discover how the proper use of PCB Rules and Routing can minimize e-work. Attend this webcast to find out how the three R's of PCB Design affect each other and how you can use them to your advantage, to reduce costs and improve time to market.
Duration: 32:10
Products: PADS
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
Most PCB designs have some level of high-speed complexity that needs to be addressed in layout. With the PADS ES Suite, you can address these issues through the use of differential pairs, minimum and/or maximum lengths, and matched lengths.
In this webinar, we'll show you how the right design guidelines can address high-speed issues, improve your PCB routing, and help you avoid re-work.
What You Will Learn
- Rules - how to develop correct PCB Design Guidelines for Routing by using pre-layout analysis
- Routing to this Rules using automation
- Re-Work - do it right and avoid costly re-work by using verification tools in PADS Layout/Router, and post layout simulation analysis
About the Presenter
Yan Killy
Yan Killy has 28 years of diversified experience in the PCB design, Advanced Packaging, and overall Electronic Equipment Mechanical design. He possess extensive knowledge of mechanical fastening for electronic assemblies and comprehensive understanding of U.L., C.S.A., TUV/VDE, NEMCO, and DEMCO safety requirements.
Who Should View
- Electrical engineers responsible for the entire PCB design process
- PCB Designers who deal with complex designs
- Engineers specializing in system level signal integrity
Related Resources
Multimedia
PCB Reliabilty and Effective DFM Analysis
During New Product Introduction (NPI), one of the priorities of both designers and manufacturers is quality. However, quality means something different to the designers and the manufacturers. Designers...…View Technology Overview
Implementing Lean Manufacturing in to Your Current PADS Flow
Identify and resolve manufacturability obstacles before production in the PADS flow with Valor DFM Analysis technology and communicate design intent with ODB++.…View On-demand Web Seminar
SERDES Design: Is via behavior causing your SERDES designs to fail?
Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar
Other Related Resources
Understanding Via Effects
White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper
Modern IC Packaging
White Paper: Modern IC packaging technologies, such as 3D-IC, drive the need for IC, package and system co-design tools and methodologies.…View White Paper