Analyze and Stop Via Coupling Noise
On-demand Web Seminar
Abstract
Learn the causes of noise from via coupling through power planes, how to simulate the interaction of vias and power planes and discover quality design practices for single ended vias.
Duration: 44:25
Opens in New Window/External URL
Tags
Details
Overview
Learn the causes of noise from via coupling through power planes, how to simulate the interaction of vias and power planes and discover quality design practices for single ended vias.
What You Will Learn
- Causes of noise from via coupling through power planes
- How to simulate interaction of vias and power planes
- Good design practices for single ended vias
About the Presenter
Dr. Zhen Mu
Dr. Zhen Mu is currently the product market manager at Mentor Graphics, responsible for signal integrity and power integrity products for printed circuit board and package analysis. Prior to Mentor, she worked at Cadence Design Systems as a member of the consulting staff and as the leading technologist for high-speed simulations. At Sycamore Networks, Dr. Mu was the principal signal integrity engineer for high-speed systems designs. Dr. Mu received her B.Sc. and M.Sc. degrees from the University of Science and Technology, Beijing China, in 1982 and 1985, respectively, and her Ph.D degree in Electrical and Computer Engineering from the University of Manitoba, Canada in 1994. Dr. Mu holds two US patents and one Canadian patent.
Who Should View
- Signal Integrity Engineers
- Power Integrity Engineers
- Digital Designers
- Layout Designers
Related Resources
Multimedia
Microwave & RF Planar Filter Design Using FASTEM
This webinar will discuss microwave and RF filter design introduces the use HyperLynx 3D EM FASTEM for real-time EM modeling. Topics Include EM theory behind the design of a Marchand Balun and its application...…View On-demand Web Seminar
IC Package Design Optimization and Analysis for USB 3.0
This webinar will discuss IC Package design for USB 3.0 and will introduce important IC Package design considerations and effective USB PCB design techniques. Topics include: How to Design for PCIe Gen...…View On-demand Web Seminar
Pattern display and comparison on patternview
Pattern display and comparison on patternview.…View Product Demo
Other Related Resources
HyperLynx 3D Analysis
Training Course: HyperLynx 3D Analysis course will help you gain the ability to accurately model and simulate discontinuities such as vias in PCBs in HyperLynx 3D EM environment.…View Training course
Understanding Via Effects
White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper
Marchand Balun Design and Verification Using HyperLynx 3D EM
White Paper: This white paper details the design benefits of baluns in RF/MMIC circuit design using the development of the Marchand Balun as the learning vehicle. The Marchand Balun was picked as a demonstration vehicle...…View White Paper