Announcing the 23rd Annual PCB Technology Leadership Award Winners
Requires Flash Player.
See the designs that define the leading edge of the electronics industry, created by the most innovative engineers and designers.
Duration: 34:49
Details
Overview
Continuing in its tradition of promoting and recognizing printed circuit board (PCB) design excellence, Mentor Graphics will announce the winners of this year’s TLA contest. Started in 1988, this program is the longest running competition of its kind in the electronic design automation (EDA) industry. It recognizes engineers and designers who use innovative methods and design tools to address today’s complex PCB systems design challenges, and produce industry-leading products. Attend this session to see the designs that define the leading edge of the electronics industry.
What You Will Learn
- Winners of the 2011 TLA competition, including characteristics of leading edge designs and challenges faced during the design process
- Trends and statistics based on TLA entries over time
About the Presenter
David Wiens
David Wiens has over 20 years of experience in the EDA industry and is currently a product manager for the Systems Design Division of Mentor Graphics Corp. He joined Mentor Graphics in 1999 and previously held various engineering, marketing and management positions within the EDA industry. His focus areas have included advanced packaging, high-speed design, routing technology and integrated systems design.
Who Should View
- PCB designers and CAD team managers interested in how their industry peers are solving lead-edge design challenges.
Related Resources
Multimedia
PCB Reliabilty and Effective DFM Analysis
During New Product Introduction (NPI), one of the priorities of both designers and manufacturers is quality. However, quality means something different to the designers and the manufacturers. Designers...…View Technology Overview
Implementing Lean Manufacturing in to Your Current PADS Flow
Identify and resolve manufacturability obstacles before production in the PADS flow with Valor DFM Analysis technology and communicate design intent with ODB++.…View On-demand Web Seminar
SERDES Design: Is via behavior causing your SERDES designs to fail?
Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar
Other Related Resources
Understanding Via Effects
White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper
Modern IC Packaging
White Paper: Modern IC packaging technologies, such as 3D-IC, drive the need for IC, package and system co-design tools and methodologies.…View White Paper