Addressing Complex Technology Challenges with the PADS Flow
On-demand Web Seminar
How can you get customers to say thank you? Satisfy and exceed their expectations!
In this web seminar, we'll show you how to integrate complex technologies into your end product by using the capabilities of the PADS Flow to maximize efficiency, increase product quality, and achieve results beyond your customers' expectations.
What You Will Learn
Every product starts with a concept that moves through design definition into design verification and production. But what do you do when complex technology is involved?
In this webcast, we'll review the challenges of complex technology in each design phase.
We'll take a look at the strengths of the PADS Flow and see how they enable design teams to incorporate circuitry demanding unique deployment requirements. Also shown will be ways to simultaneously increase efficiency across the entire design flow.
Specific elements we'll discuss include:
- The ability to identify appropriate stack-up definitions, trace topologies, & FPGA I/O assignment
- The definition phase, focusing on constraint development, schematic/table design methodologies, cross-probing, & advanced routing techniques
- The verification space, where we'll introduce signal integrity, power integrity, & 3D visualization techniques that ensure the highest-quality end product
- The documentation & review capabilities included in the PADS Flow
About the Presenter
Based out of Marlboro, MA, John has more than 18 years experience in EDA tools. John has been with Mentor for 8-1/2 years in Marketing, Technical Sales, & Management positions. His current responsibilities include managing a Technical Sales Team for the board design & verification product lines within North America. Prior to Mentor, John was with Innoveda where he held a Sales Management position. In addition, John spent eight years with Viewlogic in both Pre- / Post- Sales & Management positions. During his tenure with Viewlogic, one of John's foci included corporate enterprise integration of DxDesigner (Viewdraw)-based flows. John holds an BSEE from Northeastern University in Boston, MA.
Who Should View
- Altium users
- OrCAD users
- DxDesigner users
- PADS users
- HyperLynx users
- Design Engineers
- Layout Engineers
Learn how errors are eliminated and inspection time is reduced from days to hours or minutes with automated design rule checks. Quickly identify potential issues that impact PCB design quality and reliability....…View Technology Overview
Learn how our high-speed technology journey began 25 years ago with a vision for an easy-to-use signal integrity tool for project engineers. Out of that vision, HyperLynx was born. Since its inception,...…View Technology Overview
Other Related Resources
Training Course: HyperLynx 3D Analysis course will help you gain the ability to accurately model and simulate discontinuities such as vias in PCBs in HyperLynx 3D EM environment.…View Training course
White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper