Addressing Complex Technology Challenges with the PADS Flow

Details

Overview

How can you get customers to say thank you? Satisfy and exceed their expectations!

In this web seminar, we'll show you how to integrate complex technologies into your end product by using the capabilities of the PADS Flow to maximize efficiency, increase product quality, and achieve results beyond your customers' expectations.

What You Will Learn

Every product starts with a concept that moves through design definition into design verification and production. But what do you do when complex technology is involved?

In this webcast, we'll review the challenges of complex technology in each design phase.

We'll take a look at the strengths of the PADS Flow and see how they enable design teams to incorporate circuitry demanding unique deployment requirements. Also shown will be ways to simultaneously increase efficiency across the entire design flow.

Specific elements we'll discuss include:

  • The ability to identify appropriate stack-up definitions, trace topologies, & FPGA I/O assignment
  • The definition phase, focusing on constraint development, schematic/table design methodologies, cross-probing, & advanced routing techniques
  • The verification space, where we'll introduce signal integrity, power integrity, & 3D visualization techniques that ensure the highest-quality end product
  • The documentation & review capabilities included in the PADS Flow

About the Presenter

Presenter Image John Peloso

Based out of Marlboro, MA, John has more than 18 years experience in EDA tools. John has been with Mentor for 8-1/2 years in Marketing, Technical Sales, & Management positions. His current responsibilities include managing a Technical Sales Team for the board design & verification product lines within North America. Prior to Mentor, John was with Innoveda where he held a Sales Management position. In addition, John spent eight years with Viewlogic in both Pre- / Post- Sales & Management positions. During his tenure with Viewlogic, one of John's foci included corporate enterprise integration of DxDesigner (Viewdraw)-based flows. John holds an BSEE from Northeastern University in Boston, MA.

Who Should View

  • Altium users
  • OrCAD users
  • DxDesigner users
  • PADS users
  • HyperLynx users
  • Design Engineers
  • Layout Engineers
  • Managers

Related Resources

Multimedia

SERDES Design: Is via behavior causing your SERDES designs to fail?

Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar

Don’t Let Integrated Circuit Power Demands Heat up Your Board

Learn how to minimize heating effects of power delivery networks (PDN’s) through proper IC power management and thermal design.…View On-demand Web Seminar

How to launch your HyperLynx PI online trial

This video demonstrates how to launch your own HyperLynx PI online trial, free! You'll get full access to HyperLynx PI software, accessible from any web-connected computer, anytime. …View Product Demo

Other Related Resources

Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions

White Paper: This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical...…View White Paper

Improving Characterization of Serial Links by Dynamic Deconvolution from PRBS Responses

White Paper: Predicting and understanding the performance and the limiting factors of a serial data link is critical to high speed serial design process. To this end we concerned ourselves with characterization of active...…View White Paper

Predicting BER to Low Probabilities: Validating of a New Analysis Methodology

White Paper: This paper has detailed a methodology illustrating how IBIS AMI models can be used in combination with Mentor’s analysis tools to attain very low BER level’s with a high level of confidence...…View White Paper