DDR2 Do's and Don'ts

Details

Overview

Double Data Rate 2 (DDR2) is quickly becoming the new memory standard for today's applications, replacing standard DDR memory. As processor and transmit speeds continue to increase, it becomes increasingly difficult to meet timing and signal integrity requirements for these high speed systems. The HyperLynx DDR2 technology kit provides hardware engineers with the knowledge necessary to quickly develop a DDR2 memory subsystem solution space by investigating ODT (on-die termination) options, analyzing minimum and maximum routing constraints, and making proper flight-time measurements using slew rate derating techniques defined by the JEDEC DDR specification. In this one-hour session, we will discuss the differences between DDR and DDR2 and provide a valuable hands-on demonstration using HyperLynx LineSim.

What You Will Learn

  • The differences between DDR, DDR2, and DDR3
  • Developing DDR memory subsystem
  • Identifying tradeoffs between termination and routing constraints
  • Methods for meeting timing and signal integrity requirements

Related Resources

Multimedia

SERDES Design: Is via behavior causing your SERDES designs to fail?

Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar

Analyze and Stop Via Coupling Noise

Learn the causes of noise from via coupling through power planes, how to simulate the interaction of vias and power planes and discover quality design practices for single ended vias.…View On-demand Web Seminar

PCB Crosstalk Fundamentals - What It Is and How You Can Prevent It

Crosstalk is an abstract concept that can cause very real design failures, which can be difficult to reproduce, debug, and resolve. You will learn the basics of PCB crosstalk, including terminology, mathematical...…View On-demand Web Seminar

Other Related Resources

Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions

White Paper: This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical...…View White Paper

Improving Characterization of Serial Links by Dynamic Deconvolution from PRBS Responses

White Paper: Predicting and understanding the performance and the limiting factors of a serial data link is critical to high speed serial design process. To this end we concerned ourselves with characterization of active...…View White Paper

Predicting BER to Low Probabilities: Validating of a New Analysis Methodology

White Paper: This paper has detailed a methodology illustrating how IBIS AMI models can be used in combination with Mentor’s analysis tools to attain very low BER level’s with a high level of confidence...…View White Paper