Decrease PCB Time-To-Market with PADS Design For Test (DFT) Audit

Details

Overview

DFT Audit is a design-for-test option for PADS®. This embedded design for test (DFT) tool allows you to analyze, verify, and provide PCB test point coverage and reporting before releasing your PCB for fabrication. DFT Audit uses rules specifically developed for programming in-circuit test equipment, thus guaranteeing 100% testability for all nets on your board and helping to ensure accurate testability prior to fabrication. By cutting out needless prototypes, DFT Audit decreases time to market, improves design performance, and reduces cost.

We’ll explore the features of PADS Design for Test (DFT) Audit and how DFT Audit can be integrated into the PCB design flow quickly and easily to provide full PCB test point coverage within PADS.

What You Will Learn

  • How to plan and incorporate test points as early as possible in the PCB design flow
  • How test point coverage dramatically increases time-to-volume
  • How PADS DFT Audit can optimize designs, improve time-to-market and contribute to lower costs

About the Presenter

Presenter Image John McMillan

John McMillan is a member of the PADS Technical Marketing team at Mentor Graphics. He has over 25 years of experience within the EDA industry, and his key focus areas have included Consultant for PADS Technical Marketing and Product Lead for Package and Symbol Productivity products.

Who Should View

  • CAD managers with time and cost reduction objectives
  • NPI engineers seeking to achieve first pass manufacturability
  • PCB designers looking to easily and efficiently integrate test points into the PCB design

Related Resources

Multimedia

PADS ES Suite Interactive Routing

Learn why the PADS ES Suite is a natural choice for those using advanced automation like tuning or dynamically updating dialogs.…View Product Demo

PADS ES Suite – Schematic Capture

Engineers need an easy-to-use, powerful environment to help choose, place, and connect components, and to capture design intent.  The PADS ES Suite includes a powerful schematic editor with a component...…View Product Demo

PADS ES Suite – Signal Integrity

Today’s designs have technologies that can cause serious signal integrity issues if not handled properly.  With the PADS ES Suite, you can run pre-layout analysis to determine the high-speed...…View Product Demo

Other Related Resources

PADS Logic and Layout

Training Course: The PADS Layout course teaches you the workflow of designing a printed circuit board using the latest version of Mentor Graphics PADS Layout.…View Training course

Try the PADS ES Suite Virtual Lab

Virtual Lab: Learn how PADS ES can help you in the complete design process from schematic capture and simulation to layout and routing, and out to manufacturing.…View Virtual Lab

PADS Free PCB Viewer

Software Evaluation: The PADS PCB Viewer allows the user to load any PADS Logic or PADS Layout database and have full graphical control to view these designs.…View Software Evaluation