DFM Verification for PCB Assembly
Requires Flash Player.
The assembly of a printed circuit board is typically the most expensive part of the manufacturing process. Not only are the components associated with the PCB expensive, but any errors not found until PCB assembly can mean the scrapping of the PCB itself if layout changes are required.
Duration: 27:43
Tags: Design for Manufacturing and NPI
View On-demand Web Seminar (Opens in New Window/External URL)
Details
Overview
The assembly of a printed circuit board is typically the most expensive part of the manufacturing process. Not only are the components associated with the PCB expensive, but any errors not found until PCB assembly can mean the scrapping of the PCB itself if layout changes are required. Mentor Graphic's vSure DFM verification solution identifies manufacturability issues concurrent with your design process, effectively performing a virtual prototype of your design. This greatly reduces the number of revision spins it takes to reach your volume and quality objectives. This session will include an EMS company's perspective and a product demonstration.
What You Will Learn
- Common fabrication issues that result in frequent board re-spins
- Checks you can use to optimize yield and minimize board cost
- How to adopt a repeatable DFM validation process, concurrent with your layout design
About the Presenter
Patrick McGoff
Mr. McGoff recently joined Mentor Graphics through the Valor acquisition. After joining Valor in 1996, Mr. McGoff held various sales and sales management positions within the company, including VP Design Market, VP of Sales for North America, VP of Sales for China and Director of Sales, Strategic Accounts. Mr. McGoff has a Bachelor of Business Administration degree in Marketing from Georgia State University (1979), USA. Prior to joining Valor, Mr. McGoff was the Eastern Regional Sales Manager for Gerber Scientific Instruments, and later managed the North American sales for Valor and Orbotech’s joint venture company, Frontline PCB Solutions.
Who Should View
- Common assembly issues that result in frequent board re-spins
- Checks that can be performed to optimize yield and minimize assembly costs
- How to adopt a repeatable DFM validation process concurrent with your layout design
Related Resources
Multimedia
PCB Reliabilty and Effective DFM Analysis
During New Product Introduction (NPI), one of the priorities of both designers and manufacturers is quality. However, quality means something different to the designers and the manufacturers. Designers...…View Technology Overview
Cost-Saving Techniques for Effective Solder Joint Analysis
Examine how evaluating the quality of the solder joints early in the PCB design and manufacturing process can alleviate re-work in the PCB assembly process.…View On-demand Web Seminar
Optimize Your Board Data Transfer from Design to Manufacturing with ODB++
Examine traditional methods of transferring design data via legacy formats and compare them to the latest approaches using the ODB++ format.…View On-demand Web Seminar
Other Related Resources
ODB++ Inside for Cadence Allegro
Download: The ODB++ Inside Translator takes proprietary data from Cadence Allegro® and outputs an ODB++ file, which can then be used within any application that supports the format, such as the Mentor Graphics...…View Download
Fujitsu Technology Solutions
Success Story: Time-to-market is critical to Fujitsu Technology Solutions and Mentor Graphics Xtreme technology helps meet those requirements.…View Success Story
ODB++ Inside for Cadence Allegro
Download: The ODB++ Inside Translator takes proprietary data from Cadence Allegro® and outputs an ODB++ file, which can then be used within any application that supports the format, such as the Mentor Graphics...…View Download