HyperLynx - Signal Integrity Analysis, Design & Simulation

Details

Overview

Learn about the latest release of HyperLynx 8.0 including the new Power Integrity tool. Learn how advanced simulation technology, packaged within an easy-to-use environment, can dramatically improve your time-to-results, giving you more opportunity to innovate while meeting deadlines and cost goals.

Signal and Power Integrity challenges can slow or halt your project schedule. Even if you are working on a good base of theoretical knowledge there are so many variables to make the already complex tasks even more challenging.

During this webinar we will review some of the common challenges you face in your design work such as constraint definition, termination selection, decoupling strategies, and optimizing the overall power distribution. You will learn new solutions to help you resolve those problems in time and cost efficient ways. We will use cutting edge features of HyperLynx to demonstrate how you can overcome these challenges in your design process. You really can solve very complex design problems in easy-to-use tools with powerful engines beneath the hood.

What You Will Learn

  • Powerful new features added to your toolbox for both Signal Integrity, EMI analysis and Power Integrity
  • Advanced techniques for solving signal integrity problems, including advanced DDRx and SERDES architectures
  • Solutions to optimize your power distribution network, including IR drop and decoupling strategies
  • New usability and integration enhancement
  • HyperLynx can be deployed in any PCB Design flow including: Cadence Allegro, PADS, Expedition or Altium

About the Presenter

Presenter Image Cuong Nguyen

Cuong Nguyen has over 25 years of experience in Silicon Valley high tech companies including HP, Sun, LSI logic, and Cisco. He has many years of design experience in ASIC, FPGA, and board in various segments including computers, consumer, and networking. Prior to joining EDA Direct he held Field Application Engineering positions at Altera Inc and at Avnet supporting customers in the Bay area designing with Altera and Xilinx FPGAs.

Who Should View

  • FPGA Designers
  • Signal Integrity Engineers
  • DxDesigner Users
  • PADS Users
  • HyperLynx Users
  • Design and Layout
  • Engineers
  • Managers
  • Anyone who wants to join us

Related Resources

Multimedia

SERDES Design: Is via behavior causing your SERDES designs to fail?

Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar

Analyze and Stop Via Coupling Noise

Learn the causes of noise from via coupling through power planes, how to simulate the interaction of vias and power planes and discover quality design practices for single ended vias.…View On-demand Web Seminar

PCB Crosstalk Fundamentals - What It Is and How You Can Prevent It

Crosstalk is an abstract concept that can cause very real design failures, which can be difficult to reproduce, debug, and resolve. You will learn the basics of PCB crosstalk, including terminology, mathematical...…View On-demand Web Seminar

Other Related Resources

Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions

White Paper: This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical...…View White Paper

Improving Characterization of Serial Links by Dynamic Deconvolution from PRBS Responses

White Paper: Predicting and understanding the performance and the limiting factors of a serial data link is critical to high speed serial design process. To this end we concerned ourselves with characterization of active...…View White Paper

Predicting BER to Low Probabilities: Validating of a New Analysis Methodology

White Paper: This paper has detailed a methodology illustrating how IBIS AMI models can be used in combination with Mentor’s analysis tools to attain very low BER level’s with a high level of confidence...…View White Paper