The Basics of IBIS Models
On-demand Web Seminar
Abstract
Discover the basics of IBIS models, including the main components, how to quickly quality check your models, and how to verify them against SPICE models to validate quality.
Duration: 46:24
Details
Overview
Having high quality IBIS models for signal integrity simulation is critical to get good results that correlate to your device's actual behavior.
In this webinar, you will be introduced to the basics of IBIS models, including the main components and structure of an IBIS model, and how to perform a quick quality check on your model to ensure it's ready to use for simulation, as well as what options you have when there is no model available from an IC vendor. You will also learn how the IBIS model can be verified against SPICE models or lab measurements for correlation, to validate its quality.
What You Will Learn
- The main components of an IBIS model
- How to quickly quality check your IBIS model
- Your options when no IC vendor model is available
- How to verify your IBIS model against SPICE models for correlation
About the Presenter
Arpad Muranyi
Arpad Muranyi joined Mentor Graphics as a senior engineer in the high-speed group, focusing on I/O modeling methodologies and strategies. Arpad previously worked for Intel, where he was a founding member of their chipset SI group. He was a pioneer in behavioral modeling using the behavioral capabilities in HSPICE, and eventually became a founding member of the IBIS Open Forum, where he continues to push behavioral modeling as an industry standard for Signal Integrity.
Who Should View
- Board Designers
- Engineers
Related Resources
Multimedia
3D modeling methods in SERDES Designs: Is via behavior causing your SERDES designs to fail?
Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar
Analyze and Stop Via Coupling Noise
Learn the causes of noise from via coupling through power planes, how to simulate the interaction of vias and power planes and discover quality design practices for single ended vias.…View On-demand Web Seminar
PCB Crosstalk Fundamentals - What It Is and How You Can Prevent It
Crosstalk is an abstract concept that can cause very real design failures, which can be difficult to reproduce, debug, and resolve. You will learn the basics of PCB crosstalk, including terminology, mathematical...…View On-demand Web Seminar
Other Related Resources
High Speed PCB Layout: Physical Design Issues of Highspeed Interfaces
White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper
Understanding Via Effects
White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper
Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions
White Paper: This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical...…View White Paper