Reduce Design Time and PCB Manufacturing Costs with FPGA-PCB Optimization
On-demand Web Seminar
This webinar discusses customer implementation of advanced optimization technologies for single- and multiple-FPGA boards to accelerate time to market while minimizing PCB manufacturing costs.
This session discusses customer implementation of advanced optimization technologies for single- and multiple-FPGA boards to accelerate time to market while minimizing PCB manufacturing costs.
FPGA on PCB implementations are evolving as ever-increasing integrated circuit density and performance are pushing greater system functionality on-chip and moving signaling interfaces to the device pins on 1000+ pin BGA packages. The flexibility of programmable drive standards and pin selection on hundreds of user I/O's with dozens of signaling technologies has increased complexity of the FPGA- PCB integration process.
What You Will Learn
- Challenges faced and savings achieved through concurrent FPGA/PCB optimization
- Interface to FPGA design and 'what if' device/pin selection to vendor electrical and logical rules
- Automated pin unraveling to untangle pin assignments to critical PCB interface components/connectors and between multiple FPGAs
About the Presenter
Frank is currently managing market development for FPGA-on-PCB Solutions. Frank originally worked at Mentor Graphics as a Field Applications Engineer for eight years supporting implementations at printed circuit board customer sites. He has also has been involved in customer ASIC and FPGA implementations through account management roles at Synopsys and Synplicity. Frank holds a BSEE from the University of Illinois at Urbana-Champaign and an MSEE from the Illinois Institute of Technology.
Who Should View
- Engineering Managers
- FPGA Designers
- PCB Designers
- Project Managers
This session will showcase how pin optimization technology streamlined into a component management and design flow can realize schedule and cost benefits throughout the enterprise.…View On-demand Web Seminar
This demo shows how I/O Designer can help reduce design time and make the physical FPGA on board integration a concurrent and automated process. Using I/O Designer in the process and iterating between the...…View Product Demo
PADS Logic is an easy-to-use schematic entry tool used by designers around the world. If you need the capability to do more than just draw a schematic, you need a tool that enables complete PCB design creation....…View Technology Overview
Other Related Resources
Success Story: Agilent reduced typical 4-8 week times to layout one FPGA to 1-2 weeks using I/O Designer.…View Success Story
White Paper: FPGA devices create compelling business drivers generating a tidal wave of FPGA adoption for the implementation of system PCB designs. Obviously, the time to market advantages and capacity/performance characteristics...…View White Paper