Multi-Gbps Serial Channel (SERDES) Design Solutions

Details

Overview

Session One: Advanced Multi-GHz Analysis Features.

This session will introduce you to the unique combination of intuitive user interface and advanced multi-Gbps SERDES analysis offered by Mentor Graphics. This combination will enable every member of your design team to contribute to the success of your project by: maximizing performance, minimizing manufacturing costs, speeding time to market and exceeding reliability standards.

The presentation will also showcase the depth of Mentor Graphics technology including accurate electro-magnetic extraction, accelerated statistical and linear channel analysis and the unprecedented flexibility and efficiency of simultaneous non-linear circuit and behavioral system level simulation.

Session two will detail specific case studies

What You Will Learn

  • Why understanding how physical design rules affect electrical performance is essential to meet your goals.
  • How you can get your multi-Gbps serial design right the first time.
  • How standardizing on one powerful tool can maximize the productivity of your team

About the Presenter

Presenter Image Ian Dodd

Ian has over 20 years of experience in leading the development and marketing of advanced electronic design automation tools. An early evangelist of specialized EDA tools for signal integrity analysis, Ian has the unique distinction of having experienced all facets of signal integrity tool design, development, marketing and support. He was the architect of three generations of signal integrity tool suites marketed by Intergraph Electronics, VeriBest Inc., and Mentor Graphics Inc.

Ian has been an active contributor to the IEEE and industry working groups including IBIS and CFI. He has presented many papers on signal integrity and other EDA related subjects. He is currently a signal integrity marketing consultant working with Mentor Graphics Inc.

Ian Dodd graduated with a BSc (with honours) in Physics from Loughborough University, England and a MSc, in Technological Economics, Stirling University, Scotland.

Who Should View

  • Signal Integrity Specialists
  • Electrical Engineers
  • Engineering Managers
  • Layout Designers

Related Resources

Multimedia

SERDES Design: Is via behavior causing your SERDES designs to fail?

Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar

Don’t Let Integrated Circuit Power Demands Heat up Your Board

Learn how to minimize heating effects of power delivery networks (PDN’s) through proper IC power management and thermal design.…View On-demand Web Seminar

How to launch your HyperLynx PI online trial

This video demonstrates how to launch your own HyperLynx PI online trial, free! You'll get full access to HyperLynx PI software, accessible from any web-connected computer, anytime. …View Product Demo

Other Related Resources

Understanding Via Effects

White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper

Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions

White Paper: This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical...…View White Paper

Improving Characterization of Serial Links by Dynamic Deconvolution from PRBS Responses

White Paper: Predicting and understanding the performance and the limiting factors of a serial data link is critical to high speed serial design process. To this end we concerned ourselves with characterization of active...…View White Paper