Advanced PCI Express Design: Validating PCIe Channel Performance
On-demand Web Seminar
This webinar on Advanced PCI Express Design covers how to characterize a PCIe channel in time and frequency domain and how to use HyperLynx to create design rules for a PCIe channel and to validate a routed PCIe design. Modeling methods include SPICE simulation, IBIS-AMI, and statistical modeling using HyperLynx.
Properly characterizing your channel behavior is critical to accurately understand the electrical performance of your PCI Express (PCIe) design. We’ll look at characterizing a PCIe channel in the time and frequency domain to understand the channels performance. We’ll also look at different modeling methods, including SPICE simulation, IBIS-AMI, and statistical modeling using HyperLynx SI and PI, and the benefits of each. You’ll learn how to perform Bit Error Rate (BER) level simulations to verify that your routed PCI Express design meets the PCIe specification before manufacturing any hardware ensuring first pass reliability. The channel model and component libraries used in this webinar will be made available to attendees for download.
What You Will Learn
- How to characterize a PCI Express (PCIe) channel in time and frequency domain
- How to use HyperLynx to create design rules for a PCIe channel
- How to use HyperLynx to validate a routed PCIe channel
Who Should Attend
- Hardware engineers working on PCIe designs
- Signal Integrity engineers developing routing constraints
- PCIe Card and System Designers
About the Presenter
Steven McKinney is a business development manager for Mentor Graphic's Board System Division where he supports Mentor's PCB analysis technologies which include tools for Signal Integrity, Power Integrity, Thermal and EMC design. Steven has previously held roles in technical marketing at Mentor Graphics, specializing in signal integrity and EMC analysis tools and educating the engineering community on signal integrity, power integrity, and EMC design issues. Prior to working for Mentor, Steven was a signal integrity engineer at Dell Computer developing server hardware. Steven received his BSEE and MSEE from North Carolina State University.
Web Series: PCI Express (PCIe)
Join us for a series of complimentary web seminars exploring how HyperLynx can examine critical electrical design requirements for PCI Express, and how HyperLynx SI can characterize PCI Express channels, create PCIe design rules, and perform BER simulations.
Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.…View On-demand Web Seminar
Learn the causes of noise from via coupling through power planes, how to simulate the interaction of vias and power planes and discover quality design practices for single ended vias.…View On-demand Web Seminar
Crosstalk is an abstract concept that can cause very real design failures, which can be difficult to reproduce, debug, and resolve. You will learn the basics of PCB crosstalk, including terminology, mathematical...…View On-demand Web Seminar
Other Related Resources
White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper
White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper
White Paper: This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical...…View White Paper