3D modeling methods in SERDES Designs: Is via behavior causing your SERDES designs to fail?
On-demand Web Seminar
Abstract
Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.
Duration: 21:28
Details
Overview
Do you have a clear understanding of your Multi-Gbps channel’s performance? Are you accounting for the potential signal losses due to discontinuities, such as a poor via design? If not, the slightest misstep could cause your SERDES designs to fail.
Engineers take great care in designing vias for high-speed differential signals, especially for return-current and common-mode immunity. By using proper via-modeling methods early in the design process high-speed designers can configure correct via structures and accurately predict via noise effects.
In this webinar, we will evaluate the behavior of vias through 3D electromagnetic simulations and provide a methodology for optimizing via designs. We’ll also use post-route verification to validate via behavior for a better understanding of a via's effects on multi-gigabit channels.
What You Will Learn
- How to evaluate via behavior
- How to optimize via design
- The importance of 3D EM (electromagnetic) simulation
- Proper pre- and post-route via modeling techniques
About the Presenter
Dr. Zhen Mu
Dr. Zhen Mu is currently the product market manager at Mentor Graphics, responsible for signal integrity and power integrity products for printed circuit board and package analysis. Prior to Mentor, she worked at Cadence Design Systems as a member of the consulting staff and as the leading technologist for high-speed simulations. At Sycamore Networks, Dr. Mu was the principal signal integrity engineer for high-speed systems designs. Dr. Mu received her B.Sc. and M.Sc. degrees from the University of Science and Technology, Beijing China, in 1982 and 1985, respectively, and her Ph.D degree in Electrical and Computer Engineering from the University of Manitoba, Canada in 1994. Dr. Mu holds two US patents and one Canadian patent.
Who Should View
- SERDES designers
- Electrical engineers working with high-speed differential signals
- Digital designers
- Board designers
Related Resources
Multimedia
Analyze and Stop Via Coupling Noise
Learn the causes of noise from via coupling through power planes, how to simulate the interaction of vias and power planes and discover quality design practices for single ended vias.…View On-demand Web Seminar
PCB Crosstalk Fundamentals - What It Is and How You Can Prevent It
Crosstalk is an abstract concept that can cause very real design failures, which can be difficult to reproduce, debug, and resolve. You will learn the basics of PCB crosstalk, including terminology, mathematical...…View On-demand Web Seminar
The Basics of IBIS Models
Discover the basics of IBIS models, including the main components, how to quickly quality check your models, and how to verify them against SPICE models to validate quality.…View On-demand Web Seminar
Other Related Resources
High Speed PCB Layout: Physical Design Issues of Highspeed Interfaces
White Paper: Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...…View White Paper
Understanding Via Effects
White Paper: As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...…View White Paper
Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions
White Paper: This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical...…View White Paper