Analyzing Crosstalk's Impact on BER Performance: Methods and Solutions
White Paper
ABSTRACT
This paper discusses two major issues associated with channel crosstalk that have not been fully addressed previously: models from measurements and algorithms for BER prediction. It presents a practical solution that allows designers to add in “near-end” or “far-end” crosstalk characterized by a group of 4-port S-parameters, rather than to perform multiport parameter characterization. The paper then presents in details two simulation approaches for channel crosstalk: synchronous and asynchronous algorithms, and considers their implementations in time and statistical domains. Finally, it gives examples of the proposed procedures implemented together with IBIS-AMI buffer models and discusses their comparative advantages and limitations.
Related Resources
High Speed PCB Layout: Physical Design Issues of...
White PaperHigh Speed PCB Layout: Physical Design Issues of Highspeed Interfaces
Moore’s law, applied to data rates, has pushed PCB circuits so fast that the layout becomes part of the circuit. In designs such as DDR3 and PCIe, the fastest memory and high-speed serial performance...
TAGS: BGA, DDR3, High Density Interconnects, Multi-Gigabit, PCI Express, HyperLynx PCB Analysis Software, PCB Layout & Routing
Understanding Via Effects
White PaperUnderstanding Via Effects
As the demand for fast computation and information transmission has increased dramatically in recent years, many designs have boards with signals operating in the multiple-Gbps range. Advanced memory designs...
TAGS: via, HyperLynx PCB Analysis Software
3D modeling methods in SERDES Designs: Is via behavior...
On-demand Web Seminar 21:283D modeling methods in SERDES Designs: Is via behavior causing your SERDES designs to fail?
Learn how to evaluate vias through 3D EM Simulation and Post-Route Verification to validate via behavior and its effects on multi-gigabit channels.
TAGS: HyperLynx PCB Analysis Software
