With the move to small geometries, existing fault models such as stuck-at, transition, bridging, open, and small-delay are becoming less effective at ensuring desired quality levels. While these models only consider faults on cell inputs/outputs and interconnect lines between cells, more defects increasingly occur within the cell structures. A new cell-aware test that directly targets specific shorts, opens, and transistor defects internal to each standard cell is now available. But you don’t have to be working at the leading-edge nodes to benefit. Silicon results across a large range of technology nodes, from 350nm to FinFETs, have shown significant additional defect detection beyond standard stuck-at and transition patterns when using Cell-Aware ATPG. To learn more, download a copy of our white paper, Tessent Cell-Aware Test, and see how you can improve defect detection in your test processes.
Can You Benefit from Cell-Aware Test?
More Blog Posts
- Esperanto for ICs
- Mentor's TSMC OIP Presentations Now Available!
- Is your car safe to drive? Are you sure?
- Can You Benefit from Cell-Aware Test?
- Are you the 1%?
- Low Power, High Performance Design, Verification, and Test
- Apply Memory BIST to External DRAMs
- Automated Test Creation for Mixed Signal IP Using IJTAG
- Creating Plug-and-Play IP Networks in Large SoCs with IEEE P1687 (IJTAG)
- February, 2014
- January, 2014
- October, 2013
- May, 2013