Tessent MemoryBIST: Take It For A Test Drive - Workshop

Hands-on Workshop

There are currently no dates scheduled for this event.

Overview

The workshop will be a practical “hands-on” experience taking example designs through the process of MBIST insertion. “On the fly” changes to the basic flow will be explored in order to uncover the strengths and flexibility of the Tessent® Embedded Test solution.

What You Will Learn

  • In this workshop you will come away with a basic understanding of the Tessent embedded test flow and will be able to return to your work environment prepared to implement Tessent MemoryBIST in your designs.
  • The workshop will be primarily through a “hands-on” design flow with minimal lecture supported by slide presentation.

About the Presenter

Presenter Image Robert Molyneaux

Bob is an Applications Engineer and Consultant in the Silicon Test Solutions group at Mentor Graphics. He is responsible for assisting primarily West Coast Mentor Graphics customers with achieving their Design for Testability goals. As part of that effort he has created a hands-on workshop to introduce new users to the Tessent MBIST tool.

Previous to joining Mentor Graphics Bob was the principal DFT architect for the world-class family of PowerPC chips, as well as the multi-threaded multi-core Niagara products at SUN Microsystems. Bob received his PhD from the University of Rochester in NY and currently resides in San Jose.

Who Should Attend

  • Design and Test Engineers who are responsible for implementing memoryBIST solutions into their current designs.

Products Covered

Sign Up for the Contact UsSilicon Test and Yield Analysis News

Receive the latest technical information, event dates, white papers and more.

More Events

Yield Improvement by Scan Chain Defects Diagnosis

  • Yield Improvement by Scan Chain Defects Diagnosis http://www.mentor.com/products/silicon-yield/events/yield-improvement-scan-chain-defects-diagnosis Jun 12, 2012 : Online, 11:00 AM US/Pacific