Sign In
Forgot Password?
Sign In | | Create Account

The Tessent™ mixed-signal test solutions are vendor- and ATE-independent, addressing the growing number of SerDes interfaces and PLLs on today’s SoC designs. Characterization with PC plus GPIB-controlled benchtop equipment reduces tester hardware requirements, and the microWire-controlled clock conditioner PLL shortens your time-to-market. Tessent SerdesTest and Tessent PLLTest minimize tester hardware requirements and reduce tests costs.

Products

Mentor Graphics Tessent SerdesTest provides complete, parametric, embedded test for multi-Gb/s SerDes. Tessent SerdesTest

Mentor Graphics Tessent PLLTest provides complete, parametric, embedded test for PLLs, DLLs, and clock signals. Tessent PLLTest

Mentor Graphics Tessent® BoundaryScan automates adding IEEE 1149.1 standard boundary scan support to ICs of any size or complexity. The boundary scan logic can be accessed throughout the life of the... Tessent BoundaryScan

 
Online Chat