Using FastScan: Scan Test Technology

On-demand Web Seminar

Requires Flash Player.

This product presentation and demo will highlight how high quality test maximizes product value and reputation. Learn why the components of successful ATPG include test quality, flexibility and through-put. Find out how newer test methods such as timing-aware, multiple detect and layout-aware are being used on today's designs. This product demo includes FastScan, utilizing ATPG Expert.

Duration: 00:15:21

Products: Tessent FastScan

View On-demand Web Seminar (Opens in New Window/External URL)

Details

Overview

Find out how newer test methods such as timing-aware, multiple detect and layout-aware are being used on today's designs. This product demo includes FastScan, utilizing ATPG Expert.

FastScan Using FastScan: Scan Test Technology On-Demand Web Seminar This product presentation and demo will highlight how high quality test maximizes product value and reputation. Learn why the components of successful ATPG include test quality, flexibility and through-put.

Approximate length: 15 minutes

Related Resources

Multimedia

Tessent Product Suite Overview

Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.…View Technology Overview

3D IC Test

3D-IC technology has been getting a lot of attention in the press and at technical conferences. Whether the 3D-IC is built on Silicon Interposers or stacked die with Through Silicon Vias, Mentor Graphics...…View Technology Overview

Mentor Graphics support of ARM IP

This video is an overview of the partnership between ARM® and Tessent®, Mentor Graphics silicon test solutions product group. Tessent and ARM co-developed support for the ARM shared bus where MemoryBIST...…View Technology Overview

Other Related Resources

Ready for 3D-IC

White Paper: This technical presentation describes the challenges and Mentor's solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon...…View White Paper

Using Tessent Low Power Test to Manage Switching Activity

White Paper: Today’s advanced integrated circuit (IC) designs are increasing in complexity, with their seemingly endless progression to smaller geometries, ever increasing integration between analog and digital...…View White Paper

High Quality Test of ARM® Cortex™-A15 Processor Using Tessent® TestKompress®

White Paper: This white paper provides a high level overview of the Mentor reference flow for ARM architecture.…View White Paper