Sign In
Forgot Password?
Sign In | | Create Account

Layout-Aware Diagnosis: Better Failure and Yield Analysis



This online event will teach you how to improve diagnosis accuracy and resolution by 70-80% depending on the defect type. You will learn how the large amount of data from layout-aware diagnosis is analyzed and how the results are reported, which is an important function of YieldAssist™.

Scan logic diagnosis is a powerful tool to help failure analysis engineers determine the root cause of a failing die. Yield engineers, on the other hand, are interested in statistical analysis of volumes of high-quality diagnosis results to determine yield limiters. To be of value for both engineers, a diagnosis tool needs to be accurate, have high resolution, and provide meaningful defect classifications.

Significant improvements have been made in scan logic diagnosis algorithms. However, the defect classifications, accuracy, and resolution provided by diagnosis tools can be insufficient for effective yield and failure analysis. By using the actual layout information, YieldAssist improves all three items, becoming a powerful tool in the hands of the failure analysis and yield engineers.

What You Will Learn

  • Overview of scan diagnosis flow
  • How layout-aware diagnosis provides superior results
  • Iterative diagnosis as a way to narrow in on the root cause


About the Presenter

Presenter Image Bruce Swanson

Bruce Swanson is a Technical Marketing Engineer in the Silicon Test Solutions division at Mentor Graphics. He received an MS in applied information management from the University of Oregon and a BS in computer engineering from North Dakota State University. Bruce has over 20 years of experience in EDA and computer hardware design.

Who Should View

  • Failure Analysis Engineers
  • Design Engineers
  • Design for Test Engineers
  • Engineering Managers
  • Anyone involved with the financial impact of identifying the root cause of failing die

Related Resources


Process Technology Disruptions and the Evolution of Diagnosis Driven Yield Analysis

Recent technology nodes have each brought about new process challenges that introduced manufacturing defects which required new yield learning methods. This presentation takes a look back at the recent...…View Technology Overview

Identifying Systematic Yield Limiters Using Scan Test Diagnosis

At ISTFA 2012 , Mentor Graphics' Geir Eide, talks about how to identify systematic yield limiters using scan test diagnosis results. The International Symposium on Testing and Failure Analysis (ISTFA),...…View Technology Overview

Defect Localization Using Diagnosis w/Demo

At ISTFA 2012, Mentor Graphics' Geir Eide, talks about how to localize defects using scan test diagnosis. This presentation includes a closer look at Tessent Diagnosis results and a demonstration of...…View Technology Overview

Other Related Resources

Root Cause Deconvolution - The Next Step in Diagnosis Resolution Improvement

White Paper: Scan logic diagnosis turns failing test cycles into valuable data and is an established method for digital semiconductor defect localization. The advent of layout-aware scan diagnosis represented a dramatic...…View White Paper

Pattern Matching: Blueprints for Further Success

White Paper: Design patterns have a wide variety of applications in the design, verification and test flows of IC development. From significantly reducing rule deck complexity to simplifying the task of avoiding known...…View White Paper

Optimizing Test to Enable Diagnosis-Driven Yield Analysis

White Paper: Using diagnosis-driven yield analysis, companies have decreased their time to yield, managed manufacturing excursions and recovered yield caused by systematic defects. Dramatic time savings and yield gains...…View White Paper

Online Chat