Mentor Graphics Design-for-Test and Verigy - Logic Diagnosis and Yield Learning
On-demand Web Seminar
Hear from Janusz Rajski, Ph.D., Mentor Graphics on how industry experts are closing the gap between test, diagnosis and yield learning. This presentation was presented at the Mentor Graphics / Verigy seminars.
The presentation focuses on emerging solutions that use logic diagnosis to turn production test results into vehicles for yield learning. High-volume diagnosis is combined with the emerging field of design for manufacturing to enable layout aware analysis. This new approach offers advantages but it also presents many challenges including efficient collection of massive amounts of fail log data in production environment; fast and accurate diagnosis of compressed data; links to process and lithography simulation; statistical post-processing of the results; and calculation of feature failure rates.
Analysis of test data from manufacturing test is a true gold mine of information that can be used to calibrate DFM rules that are largely qualitative and compute yield sensitivity functions. By closing the loop between DFM techniques and the actual defect behavior there is the potential to not only improve yield but also provide validation and calibration of DFM rules.
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.…View Technology Overview
You would like to know more about IEEE P1687? In this presentation we look at the problems IEEE P1687 address, we look how it solves these problems elegantly, and which components of your design IEEE P1687...…View Technology Overview
Other Related Resources
White Paper: The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embedded IP, the new IEEE P1687 standard 1 is being...…View White Paper
White Paper: This technical presentation describes the challenges and Mentor's solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon...…View White Paper
White Paper: Today’s advanced integrated circuit (IC) designs are increasing in complexity, with their seemingly endless progression to smaller geometries, ever increasing integration between analog and digital...…View White Paper