Low Pin Count Test with Embedded Compression
On-demand Web Seminar
Abstract
This event will describe several methodologies that enable designers to reduce the number of pins and top level routing required for the application of high quality test. The focus will be on manufacturing test which requires high quality deterministic test patterns that can effectively identify manufacturing defects in silicon. Learn how to reduce test data volume and test application times while also doing so with fewer test pins. An industrial design example using just 3 pins will be presented.
Duration: 48:04
Details
Overview
This event will describe several methodologies that enable designers to reduce the number of pins and top level routing required for the application of high quality test.
The focus will be on manufacturing test which requires high quality deterministic test patterns that can effectively identify manufacturing defects in silicon. Learn how to reduce test data volume and test application times while also doing so with fewer test pins. An industrial design example using just 3 pins will be presented.
Some of the common motivations for LPCT are top-level chip routing congestion, wafer test, multi-site testing, tester and design pin limitations. We’ll explain how boundary scan circuitry can be used to provide solutions to quality test while keeping the pin count to a minimum.
What You Will Learn
- High test compression with as few as 1 or 2 test channels
- Minimizing congestion in top level routing by using 1 or 2 test channels to access internal blocks
- A sample of real world LPCT implementations
- Ways to use boundary scan to achieve LPCT
About the Presenter
Bruce Swanson
Bruce Swanson is a Technical Marketing Engineer in the Silicon Test Solutions division at Mentor Graphics. He received an MS in applied information management from the University of Oregon and a BS in computer engineering from North Dakota State University. Bruce has over 20 years of experience in EDA and computer hardware design.
Who Should View
- Design Engineers
- Design for Test Engineers
- Engineering Managers
- Anyone involved with the financial impact of reducing test time and test cost
Related Resources
Multimedia
Tessent Product Suite Overview
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.…View Technology Overview
Tessent IJTAG - Technical Background
You would like to know more about IEEE P1687? In this presentation we look at the problems IEEE P1687 address, we look how it solves these problems elegantly, and which components of your design IEEE P1687...…View Technology Overview
Steve Pateras at DAC 2012
Interview with Mentor Graphics' Steve Pateras at DAC 2012.…View Technology Overview
Other Related Resources
Automated Test Creation for Mixed Signal IP using IJTAG
White Paper: The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embedded IP, the new IEEE P1687 standard 1 is being...…View White Paper
Ready for 3D-IC
White Paper: This technical presentation describes the challenges and Mentor's solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon...…View White Paper
Using Tessent Low Power Test to Manage Switching Activity
White Paper: Today’s advanced integrated circuit (IC) designs are increasing in complexity, with their seemingly endless progression to smaller geometries, ever increasing integration between analog and digital...…View White Paper