Low Pin Count Test with Embedded Compression

On-demand Web Seminar

Requires Flash Player.

This event will describe several methodologies that enable designers to reduce the number of pins and top level routing required for the application of high quality test. The focus will be on manufacturing test which requires high quality deterministic test patterns that can effectively identify manufacturing defects in silicon. Learn how to reduce test data volume and test application times while also doing so with fewer test pins. An industrial design example using just 3 pins will be presented.

Duration: 48:04

Tags: Low Pin Count

Products: Tessent FastScan, Tessent TestKompress

View On-demand Web Seminar (Opens in New Window/External URL)

Details

Overview

This event will describe several methodologies that enable designers to reduce the number of pins and top level routing required for the application of high quality test.

The focus will be on manufacturing test which requires high quality deterministic test patterns that can effectively identify manufacturing defects in silicon. Learn how to reduce test data volume and test application times while also doing so with fewer test pins. An industrial design example using just 3 pins will be presented.

Some of the common motivations for LPCT are top-level chip routing congestion, wafer test, multi-site testing, tester and design pin limitations. We’ll explain how boundary scan circuitry can be used to provide solutions to quality test while keeping the pin count to a minimum.

What You Will Learn

  • High test compression with as few as 1 or 2 test channels
  • Minimizing congestion in top level routing by using 1 or 2 test channels to access internal blocks
  • A sample of real world LPCT implementations
  • Ways to use boundary scan to achieve LPCT

 

About the Presenter

Presenter Image Bruce Swanson

Bruce Swanson is a Technical Marketing Engineer in the Silicon Test Solutions division at Mentor Graphics. He received an MS in applied information management from the University of Oregon and a BS in computer engineering from North Dakota State University. Bruce has over 20 years of experience in EDA and computer hardware design.

Who Should View

  • Design Engineers
  • Design for Test Engineers
  • Engineering Managers
  • Anyone involved with the financial impact of reducing test time and test cost

Related Resources

Multimedia

Tessent Test Solutions: Advanced Solutions Covering Both the 2D and 3D Spaces - DAC 2012

The growing adoption of 3D packages is driving new test needs like very low pre-packaged die escape rates, and new test access methods for stacked die in packages. Come to Mentor’s silicon test session...…View Technology Overview

Tessent Product Suite Overview

Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.…View Technology Overview

3D IC Test

3D-IC technology has been getting a lot of attention in the press and at technical conferences. Whether the 3D-IC is built on Silicon Interposers or stacked die with Through Silicon Vias, Mentor Graphics...…View Technology Overview

Other Related Resources

Ready for 3D-IC

White Paper: This technical presentation describes the challenges and Mentor's solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon...…View White Paper

Using Tessent Low Power Test to Manage Switching Activity

White Paper: Today’s advanced integrated circuit (IC) designs are increasing in complexity, with their seemingly endless progression to smaller geometries, ever increasing integration between analog and digital...…View White Paper

High Quality Test of ARM® Cortex™-A15 Processor Using Tessent® TestKompress®

White Paper: This white paper provides a high level overview of the Mentor reference flow for ARM architecture.…View White Paper