Comprehensive Solution for Silicon Test and Yield Analysis
Requires Flash Player.
Built on the foundation of the best-in-class test tools for each test discipline, Tessent brings these solutions together in a powerful test platform that ensures total chip coverage.
Duration: 05:07
Related Resources
Multimedia
Tessent Product Suite Overview
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.…View Technology Overview
DFM-Aware Yield Analysis
This video provides an overview of the Mentor Graphics® DFM-Aware Yield Analysis. Based on Calibre® YieldAnalyzer®, Tessent Diagnosis, and Tessent YieldInsight® customers are able to identify...…View Technology Overview
3D IC Test
3D-IC technology has been getting a lot of attention in the press and at technical conferences. Whether the 3D-IC is built on Silicon Interposers or stacked die with Through Silicon Vias, Mentor Graphics...…View Technology Overview
Other Related Resources
Ready for 3D-IC
White Paper: This technical presentation describes the challenges and Mentor's solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon...…View White Paper
Using Tessent Low Power Test to Manage Switching Activity
White Paper: Today’s advanced integrated circuit (IC) designs are increasing in complexity, with their seemingly endless progression to smaller geometries, ever increasing integration between analog and digital...…View White Paper
High Quality Test of ARM® Cortex™-A15 Processor Using Tessent® TestKompress®
White Paper: This white paper provides a high level overview of the Mentor reference flow for ARM architecture.…View White Paper