Tessent Test Solutions: Advanced Solutions Covering Both the 2D and 3D Spaces - DAC 2012
Video viewing problems? Contact us.
The growing adoption of 3D packages is driving new test needs like very low pre-packaged die escape rates, and new test access methods for stacked die in packages. Come to Mentor’s silicon test session to learn about 3D-IC testing, as well as test solutions for embedded and shared bus ARM memories, and new cell-aware testing techniques.
Design Areas: Silicon Test and Yield Analysis |