Tessent Test Solutions: Advanced Solutions Covering Both the 2D and 3D Spaces - DAC 2012
/mentor2/images/player.swf
450
800
uuid=142a9beb-c57f-4800-828e-d8d41aed55f1&ischaptered=false&mgcbitrate=mgcvbitrate&id=flashreplace&image=/products/silicon-yield/multimedia/dac-2012-steve-pateras/multimedia_image/dac-2012-steve-pateras.jpg&file=mp4s/dac-2012-steve-pateras1.mp4&streamer=rtmp%3A//mgraphics.fcod.llnwd.net/a3661/o33&autostart=false&skin=/mentor2/images/bright.swf
Description
The growing adoption of 3D packages is driving new test needs like very low pre-packaged die escape rates, and new test access methods for stacked die in packages. Come to Mentor’s silicon test session to learn about 3D-IC testing, as well as test solutions for embedded and shared bus ARM memories, and new cell-aware testing techniques.
Details
Design Areas Silicon Test and Yield Analysis
Design Tasks Logic Test, Memory Test, Mixed-Signal Test, Silicon Learning