Mentor Design-for-Test and Verigy - Zero Overhead Diagnosis - Enabling fastest yield ramp for 65nm and beyond
On-demand Web Seminar
Abstract
Hear from Ajay Koche, Ph.D., Verigy, Semiconductor Test Solutions, on how state-of-the-art ATE can deliver cost efficient data collection in volume manufacturing today when taking full advantage of a true test processor per pin architecture.
Duration: 52:32
Details
Overview
Hear from Ajay Koche, Ph.D., Verigy, Semiconductor Test Solutions, on how state-of-the-art ATE can deliver cost efficient data collection in volume manufacturing today when taking full advantage of a true test processor per pin architecture. Dr Koche presents how efficient data collection of relevant failure information for high-volume diagnosis also supports the need for lowering cost of test.
The presentation also shows how such an ATE architecture can eventually deliver "zero overhead" data collection for taking full advantage of parallel multi-site testing. Integration with semiconductor manufacturing environments is shown using practical examples and results.
Related Resources
Multimedia
Tessent Product Suite Overview
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.…View Technology Overview
Tessent IJTAG - Technical Background
You would like to know more about IEEE P1687? In this presentation we look at the problems IEEE P1687 address, we look how it solves these problems elegantly, and which components of your design IEEE P1687...…View Technology Overview
Steve Pateras at DAC 2012
Interview with Mentor Graphics' Steve Pateras at DAC 2012.…View Technology Overview
Other Related Resources
Automated Test Creation for Mixed Signal IP using IJTAG
White Paper: The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embedded IP, the new IEEE P1687 standard 1 is being...…View White Paper
Ready for 3D-IC
White Paper: This technical presentation describes the challenges and Mentor's solutions for verifying and testing IC designs targeted for 3D packages, such as stacked die using TSVs or multi-die packages using silicon...…View White Paper
Using Tessent Low Power Test to Manage Switching Activity
White Paper: Today’s advanced integrated circuit (IC) designs are increasing in complexity, with their seemingly endless progression to smaller geometries, ever increasing integration between analog and digital...…View White Paper