Mentor Graphics Tessent YieldInsight and FloEFD Products Selected for EDN Magazine’s Hot 100
WILSONVILLE, Ore., January 25, 2010 – Mentor Graphics Corporation (NASDAQ: MENT) today announced that the Tessent™ YieldInsight™ IC yield analysis solution and the FloEFD™ electronics cooling simulation software were chosen as two of EDN magazine’s Hot 100 Electronic Products for 2009. The Hot 100 is EDN’s list of “the products and technologies that in 2009 heated up the electronics world and grabbed the attention of our editors and our readers.”
Yield Analysis Reduces Time to Root Cause Determination
Tessent YieldInsight software helps IC manufacturing and failure analysis personnel understand the causes of yield loss using a combination of physical design and production scan test data. Augmenting traditional methods, this solution can reduce the time to root cause by 75–90%.
The Tessent YieldInsight product statistically analyzes large volumes of production test failure diagnosis data produced by the Mentor Graphics Tessent diagnosis tool during normal production testing. Graphical results help manufacturers recognize, locate and fix design- and process-related yield problems to improve IC manufacturing quality levels. Tessent YieldInsight customers have been able to reduce their cycle time to root cause from months to days, reduce the amount of wasted physical failure analysis (PFA), and uncover previously-hidden systematic yield limiters in high-volume manufacturing.
Concurrent Modeling Reduces Fluid Dynamics Simulation Time
The FloEFD’s Concurrent Computational Fluid Dynamics (CFD) technology enables mechanical design engineers to analyze the electronics cooling of complete systems and to take advantage of Concurrent CFD by tightly embedding the CFD process into the overall design process. Concurrent CFD can reduce simulation time by as much as 65 to 75% in comparison to traditional CFD tools and enables users to optimize product performance and reliability while reducing physical prototyping and development costs without time or material penalties.
As a “CAD-Embedded” application, the Mentor Graphics FloEFD suite tightly integrates with all popular MCAD design solutions so mechanical designers can easily analyze sophisticated electronic products, including those with complex geometries. The FloEFD solution provides a single environment to develop, analyze, and modify a complex electronic product’s fluid flow and heat transfer behavior using the original mechanical CAD model. Changes to the design are made directly and simply, enabling users to conduct “what-if” analysis effortlessly.
About EDN
EDN is a comprehensive information source for the EOEM (electronics original equipment manufacturer) segment, providing in-depth technical information for electronics design engineers and news and strategic business insight for executives.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,425 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
For more information, please contact:
| Gene Forte Mentor Graphics 503.685.1193 gene_forte@mentor.com | Sonia Harrison Mentor Graphics 503.685.1165 sonia_harrison@mentor.com |
(Mentor Graphics is a registered trademark, and FloEFD, Tessent and YieldInsight are trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs (Nov 6, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)