Faraday Adopts Mentor Graphics TestKompress; Cites Significant Reduction in Test Time and Data Volume
WILSONVILLE, Ore., November 13, 2006 – Mentor Graphics Corporation (Nasdaq: MENT) today announced that Faraday Technology Corporation, a fabless ASIC design service company, has selected TestKompress®, the industry leading test compression solution, for their leading-edge design-for-test (DFT) flow. With TestKompress, Faraday can significantly reduce both test data volume and test time, while still achieving the high quality level that their customers demand.
Faraday is the largest design service company in the Pacific Rim, with over 3,000 successful designs and nearly 100 million ASIC chips shipped annually, worldwide. Employing leading edge manufacturing test solutions ensures the most competitive and highest quality products for Faraday’s customers.
“Below the 90nm process node, delay test has become crucial to ensuring product quality,” said Kun-Cheng Wu, Director of the Design Development Division at Faraday Technology. “The pattern compression technology provided by TestKompress enhances test quality with a robust set of delay tests and reduces the test cost at the same time. TestKompress proves to be very important to an SoC design company like Faraday.”
TestKompress uses Embedded Deterministic Test (EDT) technology to reduce test data volume by up to 100X, allowing for significant improvements in both test quality and test cost. Given Faraday’s large ASIC production volume, TestKompress provides a turnkey solution that helps Faraday maintain their competitive advantage
“Over the years, Faraday has depended on Mentor Graphics software products to better serve their customers’ unique business needs,” said Robert Hum, vice president and general manager of the Design Verification and Test Division of Mentor Graphics. “With their selection of TestKompress, Faraday is demonstrating their commitment, in a competitive market, to providing their customers the highest quality devices, especially in nanometer design.”
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $750 million and employs approximately 4,100 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and TestKompress are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs (Nov 6, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)