Mentor Graphics and Freescale Expand Collaboration to Improve Manufacturing and Testing of Nanometer Technologies
WILSONVILLE, Ore., January 27, 2009 - Mentor Graphics Corporation (NASDAQ: MENT) announced today it will supply Freescale Semiconductor (NYSE:FSL, FSL.B) with select electronic design automation (EDA) technologies designed to enhance the manufacturability and testability of semiconductors.
The arrangement includes tools in the areas of design for test (DFT), field programmable gate arrays (FPGA), physical verification and analysis, advanced resolution enhancement technologies (RET), and pre- and post-tapeout design for fabrication and manufacturability (DFM). The new technologies will help expand on the work of an existing collaboration between Freescale and Mentor for developing design flows and methods to improve test and manufacturing capability.
"Freescale continues to invest significant resources to provide leading-edge capability throughout the design process," said Gregg Bartlett, Vice President of Design Technology at Freescale. "Mentor's solutions fit well into Freescale's DFM flow, helping us ensure that products have a high degree of manufacturability."
"Mentor is extremely pleased to continue its collaboration with Freescale," said Wally Rhines, CEO of Mentor Graphics. "We will work closely with them on our common goal of achieving breakthroughs in semiconductor technologies."
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million and employs approximately 4,450 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners).
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1993
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Silicon Test and Yield Analysis Press Releases
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Improve Yield Analysis with Combination of Tessent and Calibre Capabilities (Aug 29, 2011)
- Mentor Graphics Mines Design and Test Data to Improve IC Yield and Failure Analysis (Jun 3, 2011)
- Mentor Graphics Provides Calibre Verification and Tessent Test Solutions for 3D-IC in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Addresses 28nm and 3D-IC Requirements in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Outlines Strategy for 3D-IC Design, Verification and Testing (Mar 29, 2011)