Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM
WILSONVILLE, Ore., January 11, 2010—Mentor Graphics Corporation (NASDAQ: MENT) today announced that Freescale Semiconductor (NYSE:FSL, FSL.B) has selected Mentor as an ideal partner in the silicon test, yield analysis, physical verification and DFM technology areas.
The collaboration enables Freescale’s deployment of Mentor's Tessent™ and Calibre® technologies covering design for test (DFT), physical verification and analysis, advanced resolution enhancement technologies (RET), and pre- and post-tapeout design for fabrication and manufacturability (DFM). The new technologies expand on the work of an existing collaboration between Freescale and Mentor for developing design flows and methods to improve design for manufacturing and silicon test capabilities.
"Freescale needs fast time-to-market, so we continue to invest significant resources to provide leading-edge capability throughout the design process," said Ken Hansen, Vice President and Chief Technology Officer at Freescale. "Mentor's platforms are an integral part of Freescale's design flow, helping us provide silicon solutions that have a high degree of testability, reliability and manufacturability. We chose Mentor Graphics because of its leadership in the DFT, physical verification and DFM technology areas. This alliance enables Freescale to leverage one design flow to expand product functionality and serve multiple markets, while reducing our development cycle time."
"As a close partner with Freescale, we continue to see the benefits of working together on our common goal of achieving higher product functionality and reliability with accelerated time to market," said Joseph Sawicki, Vice President and General Manager for the Design-to-Silicon division at Mentor Graphics. “Our work together helps Mentor provide technologies to Freescale that increase the performance and scalability of their most advanced SoC designs.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,425 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
For more information, please contact:
| Gene Forte Mentor Graphics 503.685.1193 gene_forte@mentor.com | Sonia Harrison Mentor Graphics 503.685.1165 sonia_harrison@mentor.com |
(Mentor Graphics and Calibre are registered trademarks and Tessent is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
Silicon Test and Yield Analysis Press Releases
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Improve Yield Analysis with Combination of Tessent and Calibre Capabilities (Aug 29, 2011)
- Mentor Graphics Mines Design and Test Data to Improve IC Yield and Failure Analysis (Jun 3, 2011)
- Mentor Graphics Provides Calibre Verification and Tessent Test Solutions for 3D-IC in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Addresses 28nm and 3D-IC Requirements in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Outlines Strategy for 3D-IC Design, Verification and Testing (Mar 29, 2011)