Mentor Graphics Aligns Product Groups to Address IC Implementation Challenges at 45nm and Beyond
WILSONVILLE, Ore., May 07, 2008 – Mentor Graphics Corporation (NASDAQ: MENT) today announced it has aligned its integrated circuit (IC) implementation product lines under the Design-to-Silicon division to better address the design and manufacturing challenges of 45nm and smaller process nodes. The division, which will be headed by vice president and general manager, Joseph Sawicki, will now include Mentor's industry-leading IC products: the Olympus-SoC™ place-and-route system, the Calibre® physical verification and DFM platform, and the design-for-test (DFT) product line.
“This change positions Mentor to more effectively help our customers tackle the complex design and manufacturing challenges they are experiencing as ICs move to smaller processes,” said Gregory K. Hinckley, president of Mentor Graphics. “Joe has been instrumental in building the Calibre franchise into a full back-end flow. His leadership and experience will serve the newly aligned organization well as Mentor continues its IC implementation business strategy.”
Sawicki joined Mentor Graphics in 1990 and has held previous positions in applications engineering, sales, marketing and management. He holds a BSEE from the University of Rochester and an MBA from Northeastern University's High Technology Program.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $875 million and employs approximately 4,350 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics and Calibre are registered trademarks and Olympus-SoC is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
For more information, please contact:
Ryerson Schwark
Mentor Graphics
503.685.1660
ry_schwark@mentor.com
Sarah Bartash
Mentor Graphics
503.685.0443
sarah_bartash@mentor.com
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs (Nov 6, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)