Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement
WILSONVILLE, Ore., November 11, 2011 — Mentor Graphics Corporation (NASDAQ: MENT) today announced it was chosen as a TSMC 2011 Partner of the Year for its role in 3D-IC design enablement. The Mentor® and TSMC collaborations provide a robust flow for verifying multi-die system designs using silicon interposer integration techniques.
“Mentor has been our collaborator in physical verification for multiple nodes, and now that we are moving from single-die to multi-die systems, they continue to provide valuable contributions for new technology development,” said Suk Lee, director of Design Infrastructure Marketing at TSMC.
“We’re very pleased to receive this award, which demonstrates our commitment to continued innovation, providing our mutual customers with robust, production-ready tools ahead of general market requirements,” said Joseph Sawicki, vice president and general manager of the Mentor Graphics® Design-to-Silicon division.
The Calibre® platform supports design rule checking (DRC), layout vs. schematic (LVS) checking and extraction of designs employing for silicon interposer configurations using through silicon vias (TSVs). 3D-IC designs are supported with straightforward extensions, called the Calibre 3DSTACK, to the Calibre feature set so customers can incorporate the new technology with minimal changes to their existing design flows, using the same Calibre signoff decks they use for current 2D chip designs.
The Mentor Graphics Tessent® silicon test product suite also supports comprehensive testing of 3D-IC designs. The Tessent tools support testing of interposer and 3D configurations with logic, stacked memory, embedded CPU cores, and Wide IO bus or high-speed serial I/O.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics, Mentor, Calibre and Tessent are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1193
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Silicon Test and Yield Analysis Press Releases
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Improve Yield Analysis with Combination of Tessent and Calibre Capabilities (Aug 29, 2011)
- Mentor Graphics Mines Design and Test Data to Improve IC Yield and Failure Analysis (Jun 3, 2011)
- Mentor Graphics Provides Calibre Verification and Tessent Test Solutions for 3D-IC in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Addresses 28nm and 3D-IC Requirements in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Outlines Strategy for 3D-IC Design, Verification and Testing (Mar 29, 2011)