Mentor and NXP Achieve Major Milestone in Silicon Test Partnership
WILSONVILLE, Ore., March 26, 2009 – Mentor Graphics Corporation (NASDAQ: MENT) today announced that Mentor and NXP have reached a major milestone in the IC manufacturing test and yield analysis partnership announced last April. A manufacturing test flow that integrates the Mentor TestKompress® ATPG product has been released to NXP designers worldwide following a comprehensive development, integration and qualification project. The new flow is designed to meet NXP's requirements for test quality and provides the highest pattern compression available.
“This is the culmination of nearly eight months of close cooperation between NXP and the Mentor Consulting Division and DFT product teams, and demonstrates exactly the kind of mutual benefits we anticipated when we entered into the agreement,” said René Penning de Vries, senior vice president and chief technical officer, NXP Semiconductors. “Having met all the qualification criteria set out by NXP, our developers are confident that this flow will meet all their test requirements. In addition, NXP can now enjoy the benefits of a commercially supported environment with an aggressive technology roadmap.”
“This partnership works because we have a common vision of test requirements and technologies, and a huge mutual respect for our respective technical skills and experience,” said Joseph Sawicki, vice president and general manager for the design-to-silicon division at Mentor Graphics. “We’re looking forward to new projects and an expanding relationship to meet the future challenges of advanced silicon testing.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,500 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics and TestKompress are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1193
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)
- Mentor Graphics and GLOBALFOUNDRIES Improve Yield Analysis with Combination of Tessent and Calibre Capabilities (Aug 29, 2011)
- Mentor Graphics Mines Design and Test Data to Improve IC Yield and Failure Analysis (Jun 3, 2011)
- Mentor Graphics Provides Calibre Verification and Tessent Test Solutions for 3D-IC in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Addresses 28nm and 3D-IC Requirements in TSMC Reference Flow 12 (Jun 2, 2011)
- Mentor Graphics Outlines Strategy for 3D-IC Design, Verification and Testing (Mar 29, 2011)
- Mentor Graphics Tessent YieldInsight Demonstrates Faster IC Failure and Yield Analysis at Fujitsu (Mar 18, 2011)