Mentor Graphics and STARC Partner to Develop Improved At-speed Test Methods for Nanometer Design
WILSONVILLE, Ore., Jan. 24, 2006 - Mentor Graphics Corporation (Nasdaq: MENT) today announced a joint development agreement with STARC (Semiconductor Technology Academic Research Center), a research and development consortium co-founded by eleven major Japanese semiconductor companies. The joint development will focus on new at-speed delay test methodologies for IC designs that will increase outgoing chip quality levels by improving the detection of small delay defects during manufacturing test.
As nanometer technology moves to the 90nm and 65nm nodes, minor parametric variations give rise to an increase in delay-related defects in the manufacturing process. Many of these defects are subtle deviations leading to small delay variations that are difficult to detect using standard delay test techniques. To maintain high quality levels for tested devices, many advancements in at-speed test pattern generation technology have emerged. The development partnership between Mentor and STARC seeks to fulfill proposed delay defect detection requirements from STARC and its client companies by incorporating new technologies into Mentor's Automatic Test Pattern Generation (ATPG) IC test tools that will ensure the highest quality for tested chips.
"STARC's mission is to seek out new and effective technologies through joint research between universities and the industry, in order to achieve breakthroughs in semiconductor technologies," said Yasuo Sato, senior manager, Test Methodology Group at STARC. "As our member companies move to 90 and 65 nanometer technologies, improving manufacturing test is a critical requirement. We believe that this partnership with Mentor will satisfy that requirement and will result in a breakthrough at-speed test methodology."
"The proposals from the STARC consortium for improving small delay defect detection coincides with Mentor's development efforts in the area of at-speed test pattern generation," said Robert Hum, vice president and general manager for the Design Verification and Test Division at Mentor Graphics. "We are extremely pleased to be working closely with STARC, and look forward to continuing this development partnership to provide real solutions for STARC and our customers."
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $700 million and employs approximately 3,950 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Mentor Graphics is a registered trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Carole Thurman
Mentor Graphics
503.685.4716
carole_thurman@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs (Nov 6, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)