STARC Advances Test of Low Power ICs Using Mentor Graphics Tessent TestKompress
WILSONVILLE, Ore., January 24, 2011 - Mentor Graphics Corporation (NASDAQ: MENT) today announced that the Semiconductor Technology Academic Research Center, STARC, has successfully employed the Tessent™ TestKompress® product to expand its low power IC test methodology for ICs used in battery-powered mobile devices and other power-sensitive products. Using Mentor Graphics technology, STARC is able to detect bridge and small delay failures and to prevent IR drop and power noise in nanometer devices, while minimizing test time and IC power consumption during test.
“The combination of Mentor tools and application expertise was of critical value in our efforts to solve these significant challenges,” said Takashi Aikyo, Senior Manager, Test and Diagnosis Group Development Department-2 at STARC, the semiconductor research consortium located in Yokohama. “Using standard power format-directed scan chain insertion and unique pattern generation algorithms, TestKompress helped us achieve an ideal combination of highly compressed patterns to reduce test time, and efficient multi-domain test controls to minimize power during test. Using TestKompress, we were able to achieve test compression of 100X with a toggle rate under 20% in order to meet our test quality and power budget requirements, while staying with our manufacturing test
cost constraints.”
“Tessent TestKompress has been successful in a wide variety of low-power IC test applications,” said Greg Aldrich, Director of Marketing for the Silicon Test Solutions product group at Mentor Graphics. “Its inherently efficient test pattern generation technology—combined with special features to minimize switching activity and manage multiple test domains—makes it the most capable solution available for low power as well as general IC test.”
About STARC
The Semiconductor Technology Academic Research Center, STARC, is a research consortium co-founded by major Japanese semiconductor companies in December 1995. STARC's mission is to contribute to the growth of the Japanese semiconductor industry by developing leading-edge SoC design technologies. Member companies include Fujitsu Semiconductor Limited, Panasonic Corporation, Renesas Electronics Corporation, Rohm Co., Ltd., Sanyo Semiconductor Co., Ltd., Seiko Epson Corporation, Sharp Corporation, Sony Corporation, and Toshiba Corporation.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $850 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics and TestKompress are registered trademarks and Tessent is a trademark of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1193
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics to Provide Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM for Freescale (Jun 4, 2013)
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs (Nov 6, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)