Mentor Graphics Tessent YieldInsight Demonstrates Faster IC Failure and Yield Analysis at Fujitsu
WILSONVILLE, Ore., March 18, 2011 - Mentor Graphics Corporation (NASDAQ: MENT) today announced evaluation results at Fujitsu Semiconductor Ltd. that shows the Tessent® YieldInsight® diagnosis-driven yield analysis tool can help cut the time required to determine the cause of IC yield loss. By correlating production test results and physical design information, the product reduces the time to pinpoint yield loss mechanisms without requiring intimate knowledge of the manufacturing process. The Tessent YieldInsight tool can help accelerate customers’ ramp to production volume, quickly resolve yield excursions, and improve their mature yield, leading to increased profitability, lower defects-per-million (DPM) rates, and higher customer satisfaction.
According to Takahiro Fujimi, Manager of the Product Engineering Department, Product Technology Division, Fujitsu Semiconductor Limited, “We evaluated Mentor’s yield analysis technology on a 15 million gate design manufactured on a 65 nm process. When used together with Mentor’s Tessent TestKompress® ATPG product, we found Tessent YieldInsight to be very effective in quickly and accurately identifying the actual physical locations of many IC failures. The product’s intuitive graphical interface is consistent with traditional yield analysis techniques and enables product engineers to be more effective in identifying yield problems and determining the cause of systematic defects.”
“Tessent YieldInsight is exciting new technology because it addresses time-to-market and manufacturing cost issues, both critical factors in the profitability of IC products,” said Joseph Sawicki, Vice President and General Manager of Mentor’s Design to Silicon division. “Customers can use the product to easily resolve problems with ramping production volume for new products, and they can use it to maximize mature product yield. Tessent YieldInsight represents an innovative new use of test data that already exists in our customers’ production flows.”
About Tessent YieldInsight
The Mentor Graphics Tessent solution combines the automated scan test failure collection and diagnosis capabilities in the Tessent Diagnosis tool with advanced statistical analysis and data mining techniques in the Tessent YieldInsight product. The Tessent YieldInsight tool uses design-correlated analysis methods that supplement traditional fab-centric yield management systems. In a manner consistent with yield and failure analysis tools, it steps the user through the process of selecting and filtering populations of failing die, grouping die that are failing for similar reasons, and analyzing various aspects of these populations to identify and locate systematic yield loss mechanisms.
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
(Mentor Graphics, Mentor, YieldInsight, Tessent and TestKompress are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.)
For more information, please contact:
Gene Forte
Mentor Graphics
503.685.1193
gene_forte@mentor.com
Sonia Harrison
Mentor Graphics
503.685.1165
sonia_harrison@mentor.com
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs (Nov 6, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)