Mentor Graphics Announces that UMC has Adopted the TestKompress Embedded Compression Solution for Manufacturing Test
WILSONVILLE, Ore., March 24, 2005 - Mentor Graphics Corporation (Nasdaq: MENT) today announced that its TestKompress{reg} embedded deterministic test (EDTTM) tool has been adopted by UMC, a world leading semiconductor foundry, for use in 90 and 130 nanometer (nm) reference flows. The TestKompress tool has proven to reduce manufacturing test time by up to 100x compared to other test alternatives, helping users increase test coverage and test quality on their complex devices without compromising test time or test cost.
"TestKompress has shown that it can deliver outstanding test performance for complex devices while maintaining reasonable cost," said Ken Liou, director of the IP Development and Design Support Division at UMC. "TestKompress adheres to our commitment to provide customers with services and methodologies for optimal silicon development, and we are pleased to offer it to customers using our 130 and 90nm flows."
Throughout trials at UMC, the TestKompress tool has demonstrated an ability to reduce test time and data size by 80x and achieve 99 percent test coverage. The tool delivers test quality and low-test-cost benefits of embedded compression with relatively little impact on methodologies and design effort. It fits into any scan-based design flow, and features robust x-state tolerance that eliminates the need to add logic or adhere to strict design requirements imposed by the test structures. Additionally, the TestKompress tool includes at-speed test capabilities to improve detection of speed-related defects at smaller process technologies.
"Over the years, UMC has been among the first to invest in technologies that help its customers manufacture reliable devices at the lowest cost," said Robert Hum, vice president and general manager of the Design Verification and Test division for Mentor Graphics. "UMC's decision to adopt TestKompress suggests that the tool is approaching critical mass as the industry standard for embedded compression."
About Mentor Graphics Design-for-Test Tools
Mentor Graphics provides the industry's broadest portfolio of DFT solutions for today's System-on-Chip and deep submicron designs, including integrated solutions for scan, ATPG, EDT, advanced memory test, boundary scan, logic built-in self-test and a variety of DFT-related flows. For more information visit www.mentor.com/products/dft.
About Mentor Graphics
Mentor Graphics Corporation (Nasdaq: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of over $700 million and employs approximately 3,850 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777; Silicon Valley headquarters are located at 1001 Ridder Park Drive, San Jose, California 95131-2314. World Wide Web site: http://www.mentor.com.
Mentor Graphics and TestKompress are registered trademarks of Mentor Graphics Corporation. All other company or product names are the registered trademarks or trademarks of their respective owners.
For more information, please contact:
Nate James
Mentor Graphics
503.685.0449
nathan_james@mentor.com
Suzanne Graham
Mentor Graphics
503.685.7789
suzanne_graham@mentor.com
Silicon Test and Yield Analysis Press Releases
- Mentor Graphics New Tessent IJTAG Product Automates IP Test and Debug Integration in Large SoC Designs (Nov 6, 2012)
- KALRAY Completes 256-processor, 28nm SoC Design Using Mentor Graphics Design and Test Tools (Oct 23, 2012)
- TSMC Presents Two Partner of the Year Awards to Mentor Graphics for 20nm and 3D IC Design Flows (Oct 16, 2012)
- Mentor Graphics Provides Design, Verification and Test Solutions for TSMC’s 20nm Design Infrastructure (Oct 15, 2012)
- Mentor Graphics Provides Design, Verification, Thermal and Test Solutions for TSMC’s CoWoS Reference Flow (Oct 15, 2012)
- Calibre Flow Developed with Mentor Graphics Consulting Boosts GLOBALFOUNDRIES Silicon Yield (Mar 8, 2012)
- Mentor Graphics Receives TSMC’s Partner of the Year Award for 3D-IC Design Enablement (Nov 11, 2011)
- Mentor Graphics Announces Completion of 20 nm Test Chip Tapeout with STMicroelectronics Using Olympus-SoC Place and Route System (Nov 4, 2011)
- ARM and Mentor Graphics Define Comprehensive Test Methodology for ARM-based Designs (Sep 19, 2011)
- Mentor Graphics Adds User Defined Fault Models and Cell-Aware ATPG to Improve IC Test Quality (Sep 19, 2011)