At-Speed and Advanced Fault Models for Achieving High Quality Test
White Paper
ABSTRACT
With the increasing clock speeds and the decreasing feature sizes found in today's nanometer designs, at-speed testing is a requirement to achieve high quality test results. In addition, new advanced fault models are also available to improve defect detection and lower DPM rates. Advanced at-speed test capabilities and some new fault models are described in this paper.
Related Resources
Scan Test Diagnosis in Electronics Failure Analysis
Technology Overview 04:46Scan Test Diagnosis in Electronics Failure Analysis
At this year's ISTFA Exposition, Mentor Graphics' Geir Eide, Product Marketing Manager, talks about/demonstrates Scan Test Diagnosis in Electronics Failure Analysis. The International Symposium on Testing...
TAGS: failure analysis, Scan Test Diagnosis
Scan Test Diagnosis of Defects in Semiconductor...
Technology Overview 07:20Scan Test Diagnosis of Defects in Semiconductor Devices
At this year's ISTFA Exposition, Mentor Graphics' Geir Eide, Product Marketing Manager, talks about/demonstrates Scan Test Diagnosis of Defects in Semiconductor Devices. The International Symposium on Testing...
TAGS: Scan Test Diagnosis
Automated Test Creation for Mixed Signal IP using IJTAG
The creation of test patterns for mixed signal IP has been, to a large extent, a manual effort. To improve the process used to test, access, and control embedded IP, the new IEEE P1687 standard 1 is being...
TAGS: IC Design, IJTAG, JTAG, Tessent IJTAG