BIST Techniques for Delay and Jitter
White Paper
ABSTRACT
As on-chip delays-of-interest range from nanoseconds down to picoseconds, off-chip delay measurement techniques are limited by fundamental properties of signal access paths, such as noise and impedance variation. This tutorial discusses most of the papers published in the last 10 years that provide silicon results for on-chip measurement techniques, and a few that include only simulated results, to discover the most promising directions for characterization and production testing of IC signal timing parameters such as delay, jitter, and pulse width.
Related Resources
Tessent Product Suite Overview
Technology Overview 04:11Tessent Product Suite Overview
Built on the foundation of the best-in-class test tools for each test discipline, Tessent® brings these solutions together in a powerful test platform that ensures total chip coverage.
Steve Pateras at DAC 2012
Technology Overview 05:44Steve Pateras at DAC 2012
Interview with Mentor Graphics' Steve Pateras at DAC 2012.
TAGS: DAC
Tessent Test Solutions: Advanced Solutions Covering...
Technology Overview 00:34Tessent Test Solutions: Advanced Solutions Covering Both the 2D and 3D Spaces - DAC 2012
The growing adoption of 3D packages is driving new test needs like very low pre-packaged die escape rates, and new test access methods for stacked die in packages. Come to Mentor’s silicon test session...
TAGS: 3D IC, Cell Aware, DAC